Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-05-27
2008-05-27
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C703S014000, C703S019000
Reexamination Certificate
active
11027085
ABSTRACT:
A method and an apparatus to perform logic synthesis preserving high-level specification and to check that a common specification (CS) of two circuits is correct have been disclosed. In one embodiment, the method includes building a circuit N2that preserves a predefined specification of a circuit N1. In some embodiments, the method includes verifying that N2and N1indeed implement the same specification and so they are functionally equivalent.
REFERENCES:
patent: 5530664 (1996-06-01), Tsubata et al.
patent: 5586046 (1996-12-01), Feldbaumer et al.
patent: 5703802 (1997-12-01), Tsubata et al.
patent: 5790416 (1998-08-01), Norton et al.
patent: 5903470 (1999-05-01), Miyoshi et al.
patent: 5937190 (1999-08-01), Gregory et al.
patent: 6035107 (2000-03-01), Kuehlmann et al.
patent: 6038381 (2000-03-01), Munch et al.
patent: 6086626 (2000-07-01), Jain et al.
patent: 6301687 (2001-10-01), Jain et al.
patent: 6397170 (2002-05-01), Dean et al.
patent: 6523157 (2003-02-01), Takahashi et al.
patent: 6571378 (2003-05-01), Blomgren et al.
patent: 6651225 (2003-11-01), Lin et al.
patent: 6687882 (2004-02-01), McElvain et al.
patent: 7107551 (2006-09-01), de Dood et al.
patent: 7117463 (2006-10-01), Graham et al.
patent: 7127686 (2006-10-01), Drechsler et al.
patent: 7137082 (2006-11-01), Zohar
patent: 7176373 (2007-02-01), Longo
patent: 2004/0025122 (2004-02-01), Schubert et al.
patent: 2005/0038616 (2005-02-01), Sasaki
patent: 2006/0031795 (2006-02-01), Rahmat et al.
patent: 2006/0117274 (2006-06-01), Tseng et al.
patent: 2006/0120189 (2006-06-01), Beerel et al.
patent: 2006/0259880 (2006-11-01), Dood et al.
Jain et al.,, “Efficient symbolic simulation-based verification using the parametric form of Boolean expressions”, Aug. 1994,□□Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 13, Issue 8, pp. 1005-1015.
Goldberg et al., “Using SAT for combinational equivalence checking”, Mar. 13-16, 2001, Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings, pp. 114-121.
Hulgaard et al., “Equivalence checking of combinational circuits using Boolean expression diagrams”, Jul. 1999, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 18, Issue 7, pp. 903-917.
Zeng et al., “LPSAT: a unified approach to RTL satisfiability”, Mar. 13-16, 2001, Design, Automation and Test in Europe, Conference and Exhibition 2001. Proceedings, pp. 398-402.
Krishnamurthy et al.,, “Towards the complete elimination of gate/switch level simulations”, 2004, VLSI Design, Proceedings. 17th International Conference on, pp. 115-121.
Goldberg et al.; “Toggle Equivalence Preserving (TEP) Logic Optimization”; Aug. 29-31, 2007; Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on; pp. 271-279.
Sinha et al., “Implementation and Use of SPFDs in Optimizing Boolean Networks”, Department of Electrical Engineering and Computer Sciences, University of California, Berkely, CA 94720, 1998, pp. 103-110.
Yamashita et al., “A New Method to Express Functional Permissibilites for LUT based FPGAs and Its Applications”, NTT Communication Science Laboratories, 1996 IEEE, pp. 254-261.
Goldberg et al., “BerkMin: a Fast and Robust Sat-Solver”, 8 pages.
Berman et al., “Functional Comparison of Logic Designs for VLSI Circuits”, IBM T.J. Watson Research Center, 1989 IEEE, pp. 456-459.
Brand, “Verification of Large Synthesized Designs”, IBM Research Division, 1993 IEEE, pp. 534-537.
Burch et al., “Tight Integration of Combinational Verification Methods”, Cadence Berkeley Labs, 1998 ACM, pp. 570-576.
Goldberg, “Equivalence Checking of Dissimilar Circuits II”, Cadence Berkeley Labs, Aug. 2004, 7 pages.
Goldberg, “Equivalence Checking of Dissimilar Circuits”, Cadence Berkeley Labs, 8 pages.
Goldberg et al., “How Good Can a Resolution Based SAT-Solver Be?”, Cadence Berkeley Labs, 15 pages.
Van Euk et al., “Exploiting Structural Similarities in a BDD-based Verification Method”, Eindhoven University of Technology, 16 pages.
Kuehlmann et al., “Equivalence Checkign Using Cuts and Heaps”, IBM Thomas J. Watson Research Center, 1997 ACM, pp. 263-268.
Matsunaga, “An Efficient Equivalence Checker for Combinational Circuits”, Fujitsu Laboratories Ltd, 1996 ACM, pp. 629-634.
Goldberg et al., “On Complexity of Equivalence Checking”, Cadence Berkeley Labs, Available on the Internet Sep. 2003, 9 pages.
Goldberg, “Logic Synthesis Preserving High-Level Specification”, 13th IEEE/ACM International Workshop on Logic and Synthesis (IWLS 2004), Temecula, CA, Jun. 2004, 8 pages.
Goldberg et al., “BerkMin: A fast and Robust Sat-Solver”, 2002 IEEE/ACM Design Automation and Test in Europe Conference and Exposition, Paris, France, Mar. 2002, 8 pages.
Goldberg et al., “Equivalence Checking of Dissimilar Circuits”, 12th IEEE/ACM International Workshop on Logic and Synthesis (IWLS 2003), Laguna Beach, CA, May 2003, 8 pages.
Goldberg et al., “How Good Can a Resolution Based SAT-Solver Be?”, Sixth International Conference on Theory and Applications of Satisfiability Testing (SAT 2003), Santa Margherita Ligure, Italy, May 2003, 8 pages.
Van Eijk et al., “Exploiting Structural Similarities in a BDD-based Verification Method”, Eindhoven University of Technology, 1994, 16 pages.
Alford William E.
Cadence Design Systems Inc.
Orion Law Group, Plc
Rossoshek Helen
Whitmore Stacy A
LandOfFree
Systems, methods, and apparatus to perform logic synthesis... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems, methods, and apparatus to perform logic synthesis..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems, methods, and apparatus to perform logic synthesis... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3935328