Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2011-03-08
2011-03-08
Dinh, Son (Department: 2824)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S189011, C365S230080
Reexamination Certificate
active
07903476
ABSTRACT:
An apparatus, system, method, and article for non-volatile memory buffering are described. The apparatus may include a data storage manager to store a data item in a rewritable non-volatile memory buffer. The data item may have a file size less than or equal to a threshold value. The rewritable non-volatile memory buffer may include one or more rewritable memory regions configured to store the data item. Other embodiments are described and claimed.
REFERENCES:
patent: 7061813 (2006-06-01), Lee
patent: 7310275 (2007-12-01), Cha
patent: 7609564 (2009-10-01), Blum
patent: 2005/0141313 (2005-06-01), Gorobets et al.
patent: 2007/0153585 (2007-07-01), Blum
Dinh Son
Intel Corporation
Kacvinsky Daisak PLLC
Nguyen Nam
LandOfFree
Systems and techniques for non-volatile memory buffering does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and techniques for non-volatile memory buffering, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and techniques for non-volatile memory buffering will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2625522