Systems and methods for synchronizing time stamps

Details Systems and methods for synchronizing time stamps Systems and methods for synchronizing time stamps

2005-09-06

2005-09-06

Elamin, A. (Department: 2116)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

C714S712000, C714S045000, C714S037000, C713S178000, C439S701000, C370S253000, C370S252000

Reexamination Certificate

active

06941482

ABSTRACT:
Systems and methods for synchronizing time stamp counters of ports in a domain and for starting, stopping and triggering the ports in the domain at substantially the same time. A master box is connected with at least one slave box and the ports on the connected boxes are logically grouped in domains. The master box generates a clock signal that is adjusted and distributed to the slave boxes. The clock signal thus received by the slave boxes drives a clock multiplier that in turn drives the time stamp counters of the ports in the domains across the respective boxes. The time stamps of ports within a domain are synchronized because they are driven by the clock signal from the master box. The ports in a particular domain can be started, stopped and triggered using control signals that are similarly distributed from the master box to the slave boxes.

REFERENCES:
patent: 5027297 (1991-06-01), Garitty et al.
patent: 5590116 (1996-12-01), Zhang
patent: 5696701 (1997-12-01), Burgess et al.
patent: 5761424 (1998-06-01), Adams et al.
patent: 5812529 (1998-09-01), Czarnik et al.
patent: 5912701 (1999-06-01), Morton, Jr.
patent: 6049545 (2000-04-01), Stephenson et al.
patent: 6058116 (2000-05-01), Hiscock et al.
patent: 6098157 (2000-08-01), Hsu et al.
patent: 6243834 (2001-06-01), Garrett
patent: 6335931 (2002-01-01), Strong et al.
patent: 6507923 (2003-01-01), Wall et al.
patent: 6636518 (2003-10-01), Liencres
patent: 6639957 (2003-10-01), Cahill-O'Brien et al.
patent: 6654356 (2003-11-01), Eidson et al.
patent: 6789182 (2004-09-01), Brothers et al.
patent: 6793539 (2004-09-01), Lee et al.
patent: 0726664 (1996-08-01), None
patent: WO 01/052400 (2002-07-01), None
Web page: Outstanding PC, Webopedia,Routing in the Internet.
Web page: Internetweek.com, Schultz, Keith,A Complete Solution, Enterasys Networks proves its mettle in enterprise-class switching, Jan. 22, 2001.
Web page: Marvell Press Release,Galileo Announces New High-Performance 240-port Ethernet Switch Reference Design, 1999.

Affiliated with

Also associated with

Rating

Systems and methods for synchronizing time stamps does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for synchronizing time stamps, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for synchronizing time stamps will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3421084