Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2006-02-28
2006-02-28
Cao, Chun (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S600000
Reexamination Certificate
active
07007186
ABSTRACT:
An integrated circuit configured to capture an input signal to produce an output signal. The input signal is synchronized with a first clock signal. The output signal is synchronized with a second clock signal having a second frequency different from a first frequency associated with the first signal. The integrated circuit includes a first clock domain gating circuit having a first output terminal and a first input terminal. The first clock domain gating circuit is configured to be clocked by the first clock. The first input terminal is coupled to receive the input signal, and the first clock domain gating circuit is configured to toggle a state of a signal on the first output terminal from one of a first state and a second state to the other of the first state and the second state every time a pulse is detected in the input signal, thereby producing a latched output at the first output terminal. The integrated circuit also includes a second clock domain gating circuit having a second output terminal and a second input terminal. The second clock domain circuit is clocked by the second clock. The second input terminal is coupled to the first output terminal to receive the latched output, and the second clock domain gating circuit is configured to produce a pulse on the output signal at the second output terminal, with the pulse on the output signal having a duration at least as long as a period of the second clock every time a state of the latched output changes.
REFERENCES:
patent: 4615017 (1986-09-01), Finlay et al.
patent: 4745302 (1988-05-01), Hanawa et al.
patent: 4914325 (1990-04-01), Yamada
patent: 5128970 (1992-07-01), Murphy
patent: 5488628 (1996-01-01), Thoulon
patent: 5510786 (1996-04-01), Gorshe
patent: 5539345 (1996-07-01), Hawkins
patent: 5917340 (1999-06-01), Manohar et al.
patent: 6163550 (2000-12-01), Alston et al.
patent: 6249157 (2001-06-01), Nakura et al.
patent: 6728320 (2004-04-01), Khasnis et al.
patent: 3-171820 (1991-07-01), None
patent: 3-214084 (1991-09-01), None
Kapatkar Anil
Li Zhong-Hua
Venkataraman Srinivasan
Adaptec Corporation
IP Strategy Group PC
LandOfFree
Systems and methods for synchronizing a signal across... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for synchronizing a signal across..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for synchronizing a signal across... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3647304