Systems and methods for super-threading

Details Systems and methods for super-threading Systems and methods for super-threading

2011-03-22

2011-03-22

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S124000

Reexamination Certificate

active

07913194

ABSTRACT:
In one embodiment of the invention, a method is disclosed including receiving a netlist of an integrated circuit design; executing a first copy of an integrated circuit design program with a first processor associated with a first memory space to independently perform work on a first portion of the integrated circuit design; and executing a second copy of the integrated circuit design program with a second processor associated with a second memory space to independently perform work on a second portion of the integrated circuit design; wherein the second memory space is independent of the first memory space.

REFERENCES:
patent: 5928369 (1999-07-01), Keyser et al.
patent: 6662358 (2003-12-01), Berry et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 2002/0080174 (2002-06-01), Kodosky et al.
patent: 2006/0053396 (2006-03-01), Eng

Affiliated with

Also associated with

Rating

Systems and methods for super-threading does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for super-threading, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for super-threading will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2721538