Systems and methods for multi-frame control blocks

Details Systems and methods for multi-frame control blocks Systems and methods for multi-frame control blocks

2005-03-09

2008-05-20

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S211000

Reexamination Certificate

active

07376809

ABSTRACT:
Systems and methods for implementing multi-frame control blocks in a network processor are disclosed. Embodiments include systems and methods to reduce long latency memory access to less expensive memory such as DRAM. As a network processor in a network receives packets of data, the network processor forms a frame control block for each packet. The frame control block contains a pointer to a memory location where the packet data is stored, and is thereby associated with the packet. The network processor associates a plurality of frame control blocks together in a table control block that is stored in a control store. Each table control block comprises a pointer to a memory location of a next table control block in a chain of table control blocks. Because frame control blocks are stored and accessed in table control blocks, less frequent memory accesses may be needed to keep up with the frame rate of packet transmission.

REFERENCES:
patent: 4590468 (1986-05-01), Stieglitz
patent: 5119478 (1992-06-01), Calvignac et al.
patent: 5185862 (1993-02-01), Casper et al.
patent: 5287463 (1994-02-01), Frame et al.
patent: 5535214 (1996-07-01), Shiobara
patent: 5561785 (1996-10-01), Blandy et al.
patent: 5623603 (1997-04-01), Jiang et al.
patent: 5860119 (1999-01-01), Dockser
patent: 6434145 (2002-08-01), Opsasnick et al.
patent: 6434620 (2002-08-01), Boucher et al.
patent: 6460120 (2002-10-01), Bass et al.
patent: 6760776 (2004-07-01), Gallo et al.
patent: 7107265 (2006-09-01), Calvignac et al.
patent: 2002/0118690 (2002-08-01), Calvignac et al.
patent: 2002/0120890 (2002-08-01), Calvignac et al.
patent: 2002/0156908 (2002-10-01), Basso et al.
“IBM PowerNP network processor: Hardware, software, and applications”; J. R. Allen, Jr., et al.; Mar. 2003.
Masanori Uga & Kohei Shiomoto—“A Fast and Compact Longest Match Prefix Look-up Method Using Pointer Cache for Very Long Network Address” IEEE, CCN, Oct. 11-13, 1999, pp. 595-602.

Affiliated with

Also associated with

Rating

Systems and methods for multi-frame control blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for multi-frame control blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for multi-frame control blocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3981534