Memory cell, device, and system

Details Memory cell, device, and system Memory cell, device, and system

2005-05-05

2008-05-13

Ngo, Ngan (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257SE27016

Reexamination Certificate

active

07372092

ABSTRACT:
A memory cell, device, and system include a memory cell having a shared digitline, a storage capacitor, and a plurality of access transistors configured to selectively electrically couple the storage capacitor with the shared digitline. The digitline couples with adjacent memory cells and the plurality of access transistors selects which adjacent memory cell is coupled to the shared digitline. A method of forming the memory cell includes forming a buried digitline in the substrate and a vertical pillar in the substrate immediately adjacent to the buried digitline. A dual gate transistor is formed on the vertical pillar with a first end electrically coupled to the buried digitline and a second end coupled to a storage capacitor formed thereto.

REFERENCES:
patent: 5497017 (1996-03-01), Gonzales
patent: 5753555 (1998-05-01), Hada
patent: 6043562 (2000-03-01), Keeth
patent: 6097065 (2000-08-01), Forbes et al.
patent: 6100123 (2000-08-01), Bracchitta et al.
patent: 6329682 (2001-12-01), Parekh et al.
patent: 6430082 (2002-08-01), McClain
patent: 6477080 (2002-11-01), Noble
patent: 6492662 (2002-12-01), Hsu et al.
patent: 6496408 (2002-12-01), McClain
patent: 6504201 (2003-01-01), Noble et al.
patent: 6511884 (2003-01-01), Quek et al.
patent: 6518112 (2003-02-01), Armacost et al.
patent: 6570200 (2003-05-01), Yoon
patent: 6584010 (2003-06-01), McClain
patent: 6756625 (2004-06-01), Brown
patent: 6787428 (2004-09-01), Lee et al.
patent: 6797573 (2004-09-01), Brown
patent: 2002/0006056 (2002-01-01), McClain
patent: 2002/0024841 (2002-02-01), McClain
patent: 2002/0048209 (2002-04-01), Keeth et al.
patent: 2002/0121662 (2002-09-01), Rosner et al.
patent: 2003/0116784 (2003-06-01), Divakaruni et al.
patent: 2003/0123312 (2003-07-01), Graaf
patent: 2004/0108545 (2004-06-01), Ando
patent: 2006/0291291 (2006-12-01), Hosono et al.
Endoh, Tetsuo, et al., “New Three-Dimensional Memory Array Architecture for Future Ultrahigh-Density DRAM,” IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999, pp. 476-483.
Endoh, Tetsuo, et al., “2.4F2 Memory Cell Technology with Stacked-Surrounding Gate Transistor (S-SGT) DRAM,” IEEE Transactions on Electron Devices, vol. 48, No. 8, Aug. 2001, pp. 1599-1603.
Goebel et al., “Fully Depleted Surrounding Gate Transistor (SGT) for 70 nm DRAM and Beyond,” IEDM (2002), pp. 275-278.
Katsumata et al., “Fin-Array-FET on bulk silicon for sub-100 nm Trench Capacitor DRAM,” 2003 Symposium on VLSI Technology Digest of Technical Papers (2003), 2 pages.
Kim, Keunwoo, “Double-Gate CMOS: Symmetrical- Versus Asymmetrical-Gate Devices,” IEEE Transactions on Electron Devices, vol. 48, No. 2 (2001), pp. 294-299.
Maeda, et al., “Impact of a Vertical Φ-Shape Transistor (VΦT) Cell for 1 Gbit DRAM and Beyond,” IEEE Transactions on Electron Devices, vol. 42, No. 12 (1995), pp. 2117-2123.
Taur, Yuan, “An Analytical Solution to a Double-Gate MOSFET with Undoped Body,” IEEE Electron Device Letters, vol. 21, No. 5 (2000), pp. 245-247.
Tiwari, Sandip, Compound Semiconductor Device Physics, Academic Press (1991), pp. 714-715, 760-761.

Affiliated with

Also associated with

Rating

Memory cell, device, and system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell, device, and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell, device, and system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3981535