Systems and methods for improved scan testing fault coverage

Details Systems and methods for improved scan testing fault coverage Systems and methods for improved scan testing fault coverage

2006-09-19

2009-10-20

Tabone, Jr., John J (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S726000, C714S728000

Reexamination Certificate

active

07607059

ABSTRACT:
Systems and methods for improved fault coverage of logic built-in-self-tests (LBISTs) in integrated circuits (ICs) which ensure testing of specific logic by forcing specific values into scan latches that contain otherwise pseudorandom test bit patterns. In one embodiment, an LBIST system comprises a plurality of scan latches and forcing logic coupled to a first set of the scan latches which provide inputs to selected target logic. The forcing logic is configured to overwrite values stored in the first set of scan latches with desired values. In one embodiment, the forcing logic includes a bypass path that enables shifting of unaltered bit patterns around the first set of scan latches. Bits in the bypass path may be inverted when the bypass path is not being used in order to help detect errors in the operation of the bypass path.

REFERENCES:
patent: 6687865 (2004-02-01), Dervisoglu et al.
patent: 7058869 (2006-06-01), Abdel-Hafez et al.
patent: 7266745 (2007-09-01), Kiryu
patent: 7308634 (2007-12-01), Kiryu
patent: 7441164 (2008-10-01), Guettaf
patent: 7461309 (2008-12-01), Kiryu
patent: 7475311 (2009-01-01), Kiryu
patent: 7484153 (2009-01-01), Kiryu
patent: 2002/0125907 (2002-09-01), Kurtulik et al.
patent: 2005/0240848 (2005-10-01), Cote et al.
patent: 2006/0282732 (2006-12-01), Kiryu
U.S. Appl. No. 11/158,601, filed Jan. 11, 2007, Kiryu.
U.S. Appl. No. 11/379,421, filed Nov. 29, 2007, Kiryu.
U.S. Appl. No. 11/377,119, filed Sep. 20, 2007, Kiryu.
U.S. Appl. No. 11/199,972, filed Jul. 19, 2007, Kiryu.
U.S. Appl. No. 11/134,923, filed Dec. 14, 2006, Kiryu.
U.S. Appl. No. 10/961,329, filed Apr. 13, 2006, Kiryu.

Affiliated with

Also associated with

Rating

Systems and methods for improved scan testing fault coverage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for improved scan testing fault coverage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for improved scan testing fault coverage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4078837