Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output access regulation
Reexamination Certificate
1998-10-21
2001-06-26
Lee, Thomas (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output access regulation
C710S040000, C710S240000, C710S244000, C710S264000
Reexamination Certificate
active
06253263
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to a connection system with priority arbitration, and more particularly, to a programmable peripheral device connecting system for processing parallel signals to be arbitrated.
BACKGROUND OF THE INVENTION
As is well known, integrated circuits or microcontroller chips are designed in custom configurations for a final user's own requirements. Thus, a problem arises that the assembly process of the individual chip must be optimized to yield a finished product which best suits a specific application of interest to the final user, thereby doing away with rendundant subsystems.
For this purpose, an individual chip is obtained from families of modular systems which can be likened to libraries of components comprising sets of macrocells adapted to perform certain basic functions. By assembling an appropriate and suitable number of macrocells selected from the same family, a single on-chip integrated system can be provided. The final user is then able to use the chip for developing an application of interest, from both the hardware and software viewpoints. Unfortunately, the delivery time for a custom-finished chip to the final user is rather long, e.g., several months.
This has prompted a demand for a need to emulate the chip, particularly the operation of the microcontroller therein, so that the final user can start developing his own application and carry on the development work in parallel with the physical making of the integrated device. Thus, there is a need to provide an emulation chip that closely resembles the system which is to be integrated on the chip product for ultimate delivery to the final user.
The emulation chip is, therefore, an integrated circuit which contains the core, all the peripheral devices, and all the gates available to a family of macrocells for microcontrollers. Each peripheral device can be activated or inactivated to make the microcontroller configuration of the emulation chip similar to that of the microcontroller of the final chip. This is provided by selecting certain gates and peripheral devices from all those available.
Thus, it is a matter of providing an emulation chip with programmable physical and logical connections, specifically between functional modules and interfacing gates. For this purpose, programmable devices must be provided in the emulation chip which can establish all possible connections between chip components. In particular, a system for interconnecting the peripheral devices is required which can handle their interrupt requests simultaneously.
A prior approach to this problem has been to use daisy chain connections which allow one signal to be shared with priority arbitration. In particular, the signal to be arbitrated is an interrupt signal. For this purpose, the CPU is connected to the peripheral devices directly by means of an interrupt line. The interrupt line carries an enable signal which is generated by the CPU to indicate that the CPU is ready for an interrupt to be delivered to a peripheral device. A connection matrix of the daisy chain type is a hardware device which can arbitrate the priority schedule for the various peripheral devices. However, this known approach cannot be applied to an emulation chip, wherein the priority schedule for the peripheral devices cannot be known in advance, but is to be decided upon by the final user.
There is a need to provide a peripheral connecting device which has structural and functional features so as to allow the arbitration of signals, specifically interrupt signals from the peripheral devices to the CPU, to be programmed. Another need is to provide a connection device with priority arbitration for chip emulating circuits operating at a comparable speed to that of the chip being emulated.
SUMMARY OF THE INVENTION
A programmable connection device includes at least one connection matrix of a daisy chain type which can process in parallel signals to be arbitrated. In particular, interrupt enable signals from the peripheral devices are arbitrated in parallel.
The invention specifically relates to a peripheral devices connecting system with priority arbitration, comprising at least a connection matrix connected to a plurality of peripheral devices capable of transmitting a signal to be arbitrated. The invention also relates to a special connection matrix for a microcontroller-emulating chip which includes at least a peripheral devices connecting system with priority arbitration as above. Finally, the invention relates to a method of connecting, with priority arbitration, signals to be arbitrated issuing from a plurality of peripheral devices.
In particular, but not solely, the invention relates to a chip capable of emulating a microcontroller using libraries of macrocells provided in the chip and connected via connection matrices, and the description that follows will make reference to this field of application only for convenience of illustration.
REFERENCES:
patent: 3919692 (1975-11-01), Kronies et al.
patent: 4417302 (1983-11-01), Chimienti et al.
patent: 4831586 (1989-05-01), Nakagawa et al.
patent: 0 262 608 A1 (1987-09-01), None
patent: 0 576 764 A1 (1992-06-01), None
“Programmable Priority Circuit,” IBM Technical Disclosure Bulletin, vol. 11, No. 8, Jan. 1969, pp. 920-921.
Losi Marco
Pelagalli Sergio
Allen Dyer Doppelt Milbrath & Gilchrist, P.A.
Lee Thomas
Park Ilwoo
STMicroelectronics S.r.l.
LandOfFree
System with logic gates having a progressive number of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System with logic gates having a progressive number of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System with logic gates having a progressive number of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2481730