Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2011-04-19
2011-04-19
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S167000, C711SE12001, C713S324000
Reexamination Certificate
active
07930469
ABSTRACT:
A memory system is provided that provides memory system power reduction without reducing overall memory system performance. The memory system comprises a memory hub device integrated in a memory module. The memory hub device comprises a command queue that receives a memory access command from an memory controller via a memory channel at a first operating frequency. The memory system also comprises a memory hub controller integrated in the memory hub device. The memory hub controller reads the memory access command from the command queue at a second operating frequency. By receiving the memory access command at the first operating frequency and reading the memory access command at the second operating frequency an asynchronous boundary is implemented. Using the asynchronous boundary, the memory channel operates at a maximum designed operating bandwidth while the second operating frequency is independently decreased to reduce power being consumed by the set of memory devices.
REFERENCES:
patent: 5367643 (1994-11-01), Chang et al.
patent: 5386540 (1995-01-01), Young et al.
patent: 5513135 (1996-04-01), Dell et al.
patent: 5598113 (1997-01-01), Jex et al.
patent: 5640349 (1997-06-01), Kakinuma et al.
patent: 5867731 (1999-02-01), Williams et al.
patent: 5887272 (1999-03-01), Sartore et al.
patent: 5896404 (1999-04-01), Kellogg et al.
patent: 6049476 (2000-04-01), Laudon et al.
patent: 6095827 (2000-08-01), Dutkowsky et al.
patent: 6109929 (2000-08-01), Jasper
patent: 6141728 (2000-10-01), Simionescu et al.
patent: 6263448 (2001-07-01), Tsern et al.
patent: 6279072 (2001-08-01), Williams et al.
patent: 6285622 (2001-09-01), Haraguchi et al.
patent: 6356500 (2002-03-01), Cloud et al.
patent: 6397287 (2002-05-01), Brown et al.
patent: 6397290 (2002-05-01), Williams et al.
patent: 6401149 (2002-06-01), Dennin et al.
patent: 6415349 (2002-07-01), Hull et al.
patent: 6418068 (2002-07-01), Raynham
patent: 6477614 (2002-11-01), Leddige et al.
patent: 6507887 (2003-01-01), Pontius et al.
patent: 6512644 (2003-01-01), Hall et al.
patent: 6584543 (2003-06-01), Williams et al.
patent: 6683372 (2004-01-01), Wong et al.
patent: 6721864 (2004-04-01), Keskar et al.
patent: 6785837 (2004-08-01), Kilmer et al.
patent: 6789169 (2004-09-01), Jeddeloh
patent: 6821144 (2004-11-01), Choy
patent: 6822960 (2004-11-01), Manchester et al.
patent: 6848060 (2005-01-01), Cook et al.
patent: 6889284 (2005-05-01), Nizar et al.
patent: 6910145 (2005-06-01), MacLellan et al.
patent: 6938119 (2005-08-01), Kohn et al.
patent: 6952745 (2005-10-01), Dodd et al.
patent: 6961281 (2005-11-01), Wong et al.
patent: 6982892 (2006-01-01), Lee et al.
patent: 7043611 (2006-05-01), McClannahan et al.
patent: 7054179 (2006-05-01), Cogdill et al.
patent: 7103730 (2006-09-01), Saxena et al.
patent: 7111143 (2006-09-01), Walker
patent: 7114117 (2006-09-01), Tamura et al.
patent: 7117328 (2006-10-01), Shibuya et al.
patent: 7120727 (2006-10-01), Lee et al.
patent: 7124332 (2006-10-01), Constantinescu
patent: 7133972 (2006-11-01), Jeddeloh
patent: 7143246 (2006-11-01), Johns
patent: 7162669 (2007-01-01), Gross
patent: 7200021 (2007-04-01), Raghuram
patent: 7200023 (2007-04-01), Foster, Sr.
patent: 7203874 (2007-04-01), Roohparvar
patent: 7210015 (2007-04-01), Barth et al.
patent: 7216196 (2007-05-01), Jeddeloh
patent: 7225303 (2007-05-01), Choi
patent: 7234099 (2007-06-01), Gower et al.
patent: 7269042 (2007-09-01), Kinsley et al.
patent: 7272070 (2007-09-01), Hummler
patent: 7386649 (2008-06-01), Jeddeloh et al.
patent: 7490209 (2009-02-01), Charagulla
patent: 7558124 (2009-07-01), Wu et al.
patent: 7558887 (2009-07-01), Gower et al.
patent: 7577039 (2009-08-01), Yang et al.
patent: 7584308 (2009-09-01), Gower et al.
patent: 7610430 (2009-10-01), Jeddeloh
patent: 7770077 (2010-08-01), Arimilli et al.
patent: 7774559 (2010-08-01), Cronin et al.
patent: 7788451 (2010-08-01), Larson et al.
patent: 2002/0112119 (2002-08-01), Halbert et al.
patent: 2003/0037280 (2003-02-01), Berg et al.
patent: 2003/0061447 (2003-03-01), Perego et al.
patent: 2003/0097526 (2003-05-01), Chiu et al.
patent: 2003/0137862 (2003-07-01), Brunelle et al.
patent: 2004/0006674 (2004-01-01), Hargis et al.
patent: 2004/0024971 (2004-02-01), Bogin et al.
patent: 2004/0109468 (2004-06-01), Anjanaiah
patent: 2004/0117566 (2004-06-01), McClannahan et al.
patent: 2004/0128464 (2004-07-01), Lee et al.
patent: 2004/0213074 (2004-10-01), Johnson et al.
patent: 2004/0236877 (2004-11-01), Burton
patent: 2005/0033921 (2005-02-01), Jeddeloh
patent: 2005/0050255 (2005-03-01), Jeddeloh et al.
patent: 2005/0125702 (2005-06-01), Huang et al.
patent: 2005/0138267 (2005-06-01), Bains et al.
patent: 2005/0138302 (2005-06-01), Lusk et al.
patent: 2005/0160250 (2005-07-01), Yoshimi
patent: 2005/0216677 (2005-09-01), Jeddeloh et al.
patent: 2005/0223161 (2005-10-01), Jeddeloh et al.
patent: 2006/0095592 (2006-05-01), Borkenhagen
patent: 2006/0117322 (2006-06-01), Gimness et al.
patent: 2006/0123261 (2006-06-01), Riley et al.
patent: 2006/0158917 (2006-07-01), Bartley et al.
patent: 2006/0168407 (2006-07-01), Stern
patent: 2006/0179262 (2006-08-01), Brittain et al.
patent: 2006/0212775 (2006-09-01), Cypher
patent: 2006/0235901 (2006-10-01), Chan
patent: 2006/0245226 (2006-11-01), Stewart
patent: 2006/0271755 (2006-11-01), Miura
patent: 2006/0288132 (2006-12-01), McCall et al.
patent: 2007/0005922 (2007-01-01), Swaminathan et al.
patent: 2007/0011392 (2007-01-01), Lee et al.
patent: 2007/0011562 (2007-01-01), Alexander et al.
patent: 2007/0016718 (2007-01-01), Radhakrishnan et al.
patent: 2007/0033317 (2007-02-01), Jeddeloh et al.
patent: 2007/0050530 (2007-03-01), Rajan
patent: 2007/0098020 (2007-05-01), Ja et al.
patent: 2007/0106860 (2007-05-01), Foster et al.
patent: 2007/0111606 (2007-05-01), Goodwin
patent: 2007/0150672 (2007-06-01), Alexander et al.
patent: 2007/0162648 (2007-07-01), Tousek
patent: 2007/0162654 (2007-07-01), Miwa
patent: 2007/0230230 (2007-10-01), Hofstra
patent: 2007/0260841 (2007-11-01), Hampel et al.
patent: 2008/0031030 (2008-02-01), Rajan et al.
patent: 2008/0046666 (2008-02-01), Termaine
patent: 2008/0170425 (2008-07-01), Rajan
patent: 2008/0215792 (2008-09-01), Jeddeloh
patent: 2008/0270741 (2008-10-01), Tremaine
patent: 2009/0019195 (2009-01-01), Djordjevic
patent: 2009/0063729 (2009-03-01), Gower et al.
patent: 2009/0063730 (2009-03-01), Gower et al.
patent: 2009/0063731 (2009-03-01), Gower et al.
patent: 2009/0063761 (2009-03-01), Gower et al.
patent: 2009/0063784 (2009-03-01), Gower et al.
patent: 2009/0063785 (2009-03-01), Gower et al.
patent: 2009/0063787 (2009-03-01), Gower et al.
patent: 2009/0063922 (2009-03-01), Gower et al.
patent: 2009/0063923 (2009-03-01), Gower et al.
patent: 2009/0125788 (2009-05-01), Wheeler et al.
patent: 2009/0190427 (2009-07-01), Brittain et al.
patent: 2009/0193200 (2009-07-01), Brittain et al.
patent: 2009/0193201 (2009-07-01), Brittain et al.
patent: 2009/0193203 (2009-07-01), Brittain et al.
patent: 2009/0193290 (2009-07-01), Arimilli et al.
patent: 2009/0193315 (2009-07-01), Gower et al.
patent: WO 99/49468 (1999-09-01), None
U.S. Appl. No. 11/613,363, filed Dec. 20, 2006, Pham et al.
Nasr, Rami Marwan, “FBSIM and the Fully Buffered DIMM Memory System Architecture”, Thesis, 2005, 138 pages.
Lin et al., “DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving”, ISPASS, 2007, pp. 1-36.
“Quad-Core and Dual-Core Intel Xeon Processor-based Two-Processor Workstations”, Intel, see “fully buffered DIMM technology”, Oct. 5, 2006, p. 8.
John, Lizy Kurian, “VaWiRAM: A Variable Width Random Access Memory Module”, 9thInternational Conference on VLSI Design, Jan. 1996, pp. 219-224.
Woodacre et al., “The SGI Altix 3000 Global Shared-Memory Architecture”, Silicon Graphics, Incorporated, White Paper, 2003.
Haas et al., “Fully-Buffered DIMM Technology Moves Enterprise Platforms to the Next Level”, Technology @ Intel Magazine, Mar. 2005, pp. 1-7.
Arimilli et al., “Asynchronous Generation of DRAM Controls
Brittain Mark A.
Gower Kevin C.
Maule Warren E.
Gerhardt Diana R.
International Business Machines - Corporation
Lammes Franicis
Verbrugge Kevin
Walder, Jr. Stephen J.
LandOfFree
System to provide memory system power reduction without... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System to provide memory system power reduction without..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System to provide memory system power reduction without... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2662173