System-on-chip including deepstop mode to reduce total...

Details System-on-chip including deepstop mode to reduce total... System-on-chip including deepstop mode to reduce total...

2011-03-29

2011-03-29

Patel, Nitin C (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

C713S320000, C713S323000

Reexamination Certificate

active

07917776

ABSTRACT:
A system-on-chip may include a hard-macro block, a deepstop control logic circuit, and/or a multi-threshold complementary metal-oxide-semiconductor (MTCMOS) logic circuit. The deepstop control logic circuit may be configured to transfer data to the hard-macro block from the multi-threshold complementary metal-oxide-semiconductor (MTCMOS) logic circuit during a normal mode. The deepstop control logic circuit may be configured to latch the data output from the MTCMOS logic circuit upon an entry into a deepstop mode and interrupt a power supply to the hard-macro block during the deepstop mode.

REFERENCES:
patent: 6140836 (2000-10-01), Fujii et al.
patent: 6320418 (2001-11-01), Fujii et al.
patent: 6433584 (2002-08-01), Hatae
patent: 6501300 (2002-12-01), Hatae
patent: 7010706 (2006-03-01), Clark et al.
patent: 7332949 (2008-02-01), Kim
patent: 2000-101418 (2000-04-01), None
patent: 10-2005-0052644 (2005-06-01), None
patent: 10-0564634 (2006-03-01), None

Affiliated with

Also associated with

Rating

System-on-chip including deepstop mode to reduce total... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System-on-chip including deepstop mode to reduce total..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System-on-chip including deepstop mode to reduce total... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625493