System having interfaces and switch that separates coherent...

Details System having interfaces and switch that separates coherent... System having interfaces and switch that separates coherent...

2005-09-06

2005-09-06

Huynh, Kim (Department: 2182)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S305000, C710S022000, C710S005000

Reexamination Certificate

active

06941406

ABSTRACT:
An apparatus includes one or more interface circuits, an interconnect, a memory controller, a memory bridge, a packet DMA circuit, and a switch. The memory controller, the memory bridge, and the packet DMA circuit are coupled to the interconnect. Each interface circuit is coupled to a respective interface to receive packets and/or coherency commands from the interface. The switch is coupled to the interface circuits, the memory bridge, and the packet DMA circuit. The switch is configured to route the coherency commands from the interface circuits to the memory bridge and the packets from the interface circuits to the packet DMA circuit. The memory bridge is configured to initiate corresponding transactions on the interconnect in response to at least some of the coherency commands. The packet DMA circuit is configured to transmit write transactions on the interconnect to the memory controller to store the packets in memory.

REFERENCES:
patent: 4788679 (1988-11-01), Kataoka et al.
patent: 5644753 (1997-07-01), Ebrahim et al.
patent: 5710907 (1998-01-01), Hagersten et al.
patent: 5805590 (1998-09-01), Gillard et al.
patent: 5878268 (1999-03-01), Hagersten
patent: 5887138 (1999-03-01), Hagersten et al.
patent: 5920226 (1999-07-01), Mimura
patent: 5925097 (1999-07-01), Gopinath et al.
patent: 5961623 (1999-10-01), James et al.
patent: 5963745 (1999-10-01), Collins et al.
patent: 5991824 (1999-11-01), Strand et al.
patent: 6009426 (1999-12-01), Jouenne et al.
patent: 6070215 (2000-05-01), Deschepper et al.
patent: 6094715 (2000-07-01), Wilkinson et al.
patent: 6101420 (2000-08-01), VanDoren et al.
patent: 6105119 (2000-08-01), Kerr et al.
patent: 6108739 (2000-08-01), James et al.
patent: 6108752 (2000-08-01), VanDoren et al.
patent: 6128728 (2000-10-01), Dowling
patent: 6138217 (2000-10-01), Hamaguchi
patent: 6182201 (2001-01-01), Arimilli et al.
patent: 6185520 (2001-02-01), Brown et al.
patent: 6195739 (2001-02-01), Wright et al.
patent: 6202132 (2001-03-01), Islam et al.
patent: 6209065 (2001-03-01), Van Doren et al.
patent: 6219755 (2001-04-01), Klein
patent: 6249846 (2001-06-01), Van Doren et al.
patent: 6266731 (2001-07-01), Riley et al.
patent: 6298370 (2001-10-01), Tang et al.
patent: 6338122 (2002-01-01), Baumgartner et al.
patent: 6606679 (2003-08-01), Solomon et al.
patent: 6714994 (2004-03-01), Keller et al.
patent: 6718444 (2004-04-01), Hughes
patent: 2003/0088796 (2003-05-01), Abdulkarim
patent: 265 636 (1986-10-01), None
patent: 777 179 (1997-06-01), None
patent: 893 766 (1999-01-01), None
patent: 936 555 (1999-08-01), None
patent: WO 00/38069 (2000-06-01), None
Scallable Coherent Interface, http://mufasa.informatik.uni-mannheim..de/isra/lectures/ws04_05/iv_ra2/script_pdf/sci.pdf.
European Search Report for EP26010 (02025684.8-2416-) mailed Feb. 13, 2003, 3 pages.
Giorgi et al.; “PSCR: A Coherence Protocol for Eliminating PAssive Sharing in Shared Bus Shared-Memory Multiprocessors: IEEE Transactions on Parallel and Distributed Systems; vol. 10, No. 7, Jul. 1999.

Affiliated with

Also associated with

Rating

System having interfaces and switch that separates coherent... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System having interfaces and switch that separates coherent..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System having interfaces and switch that separates coherent... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3429495