System for varying timing between source and data signals in...

Details System for varying timing between source and data signals in... System for varying timing between source and data signals in...

2005-10-04

2005-10-04

Du, Thuan (Department: 2116)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

Using delay

C713S503000

Reexamination Certificate

active

06952790

ABSTRACT:
A system for measuring timing margins in an interface between a core and an input/output device on a chipset. In order to measure the amount of available variation in data and strobe signals, delay lines are introduced so that the data and strobe signals may be varied in relation to each other. By incrementally changing the delay and hence the time difference between the two signals, it is possible to determine the allowable variation when the device fails to operate. By providing delays on both sides, it is possible to determine the timing margin on both the setup and hold of the signals.

REFERENCES:
patent: 5291141 (1994-03-01), Farwell et al.
patent: 6286118 (2001-09-01), Churchill et al.
patent: 6401213 (2002-06-01), Jeddeloh
patent: 6467043 (2002-10-01), LaBerge
patent: 6477659 (2002-11-01), Ho
patent: 6535986 (2003-03-01), Rosno et al.
patent: 6665808 (2003-12-01), Schinzel

Affiliated with

Also associated with

Rating

System for varying timing between source and data signals in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for varying timing between source and data signals in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for varying timing between source and data signals in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3466582