Electrical computers and digital data processing systems: input/ – Input/output data processing – Concurrent input/output processing and data transfer
Patent
1997-12-19
1999-09-07
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Concurrent input/output processing and data transfer
370389, 710 4, 710 7, 710 33, G06F 710
Patent
active
059480793
ABSTRACT:
A computer network peripheral device transfers received data packets to a storage unit of a host computer system on a nonsequential data packet portion by portion basis instead of a sequential whole data packet by whole data packet basis of the prior art. Any received data packet is segmented into a plurality of data packet portions, and the data packet portions may be transferred in a nonsequential order. Such nonsequential transfer of data packet portions to the storage unit of the host computer system may optimize efficient data processing of the data packets by the host computer system.
REFERENCES:
patent: 5010546 (1991-04-01), Kato
patent: 5398245 (1995-03-01), Harriman, Jr.
patent: 5523999 (1996-06-01), Takano et al.
patent: 5752078 (1998-05-01), Delp et al.
patent: 5778414 (1998-07-01), Winter et al.
Dwork Jeffrey R.
Tsai Din-I
Advanced Micro Devices , Inc.
Choi Monica H.
Lee Thomas C.
Yuan Chren
LandOfFree
System for non-sequential transfer of data packet portions with does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for non-sequential transfer of data packet portions with , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for non-sequential transfer of data packet portions with will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1800059