System debugging device and system debugging method

Details System debugging device and system debugging method System debugging device and system debugging method

2007-06-12

2007-06-12

Tu, Christine T. (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C709S240000

Reexamination Certificate

active

10975397

ABSTRACT:
A system debugging device in which, even if bus ownership is transferred to other bus masters, the operations of the other bus masters can be monitored such that efficient debugging of a system can be achieved is provided. In a system where a plurality of bus masters mounted on an LSI share a bus, the system debugging device includes a recorder for recording a variety of information including master selection information for specifying a bus master to which a right to use the bus is granted and slave selection information for selecting a bus slave specified according to address signals outputted from the bus master; and a reader for reading, via the bus, the variety of information recorded in the recorder.

REFERENCES:
patent: 5159263 (1992-10-01), Yaguchi
patent: 5525971 (1996-06-01), Flynn
patent: 5636342 (1997-06-01), Jeffries
patent: 6463488 (2002-10-01), San Juan

Affiliated with

Also associated with

Rating

System debugging device and system debugging method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System debugging device and system debugging method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System debugging device and system debugging method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3852906