System chip synthesis

Details System chip synthesis System chip synthesis

2006-03-14

2006-03-14

Smith, Matthew (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07013438

ABSTRACT:
A technique to design deep sub-micron (DSM) integrated circuits is disclosed, in which global wire delays are minimized first, before performing logic synthesis. According to the present method, a designer performs layout of physical blocks by estimating an area for each block. After connecting the pins of the blocks with no timing constraints, each wire is assigned to a metal layer, based on length. The delay of each wire is minimized by inserting buffers at optimal distances. The blocks are then partitioned into “cores” and “shells.” The shells and cores are synthesized, and then recombined. This procedure greatly reduces the number of design iterations required to complete a design.

REFERENCES:
patent: 5870310 (1999-02-01), Malladi
patent: 5946477 (1999-08-01), Ito
patent: 6084429 (2000-07-01), Trimberger
patent: 6189131 (2001-02-01), Graef et al.
patent: 6205572 (2001-03-01), Dupenloup
patent: 6230304 (2001-05-01), Groeneveld et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6360356 (2002-03-01), Eng
patent: 6378123 (2002-04-01), Dupenloup
patent: 6421818 (2002-07-01), Dupenloup et al.
patent: 6490707 (2002-12-01), Baxter
patent: 6622291 (2003-09-01), Ginetti
patent: 6684373 (2004-01-01), Bodine et al.
patent: 2002/0178432 (2002-11-01), Kim et al.

Affiliated with

Also associated with

Rating

System chip synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System chip synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System chip synthesis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3558623