Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2008-09-30
2008-09-30
Elamin, Abdelmoniem (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S401000, C711S167000, C375S354000, C375S371000, C375S373000, C375S376000, C365S233100, C365S233110, C365S233120, C365S233130, C327S141000, C327S156000, C327S158000
Reexamination Certificate
active
11169006
ABSTRACT:
A system and method use an aligning device to align clock signals of two logic devices before data transfer between them. In this example, the aligning device aligns a clock signal of a sequencer with a clock signal of a storage device before the sequencer transfers data to the storage device. The aligning device includes a phase detector that receives a first reference clock signal, which is used to control the storage device, and a delayed signal, which is used to control the sequencer, and generates a comparison clock signal. The comparison clock signal is filtered before being used to control a phase of a second reference clock signal, which is related to the first reference clock signal. The phase controlled second clock signal is an aligning clock signal that is feed back to a delay device to produce one or more subsequent delay device clock signals that are aligned to the storage device clock or first reference clock signal. These subsequent delay device clock signals are transmitted to the aligning device and to the sequencer before each transfer occurs.
REFERENCES:
patent: 5402168 (1995-03-01), Fouilloy
patent: 5485490 (1996-01-01), Leung et al.
patent: 6256361 (2001-07-01), Mozetic et al.
patent: 6604204 (2003-08-01), Ozdemir et al.
patent: 6671754 (2003-12-01), Farwell
patent: 6707728 (2004-03-01), Lee
patent: 6822924 (2004-11-01), Lee
patent: 6975557 (2005-12-01), D'Luna et al.
patent: 2001/0025350 (2001-09-01), Hohler et al.
patent: 2003/0035502 (2003-02-01), Boerker
patent: 2007/0262798 (2007-11-01), Yun et al.
patent: 2008/0007309 (2008-01-01), Kim
D'Luna Lionel J.
Hughes Thomas A.
Radhakrishnan Sathish Kumar
Broadcom Corporation
Elamin Abdelmoniem
Sterne Kessker Goldstein Fox PLLC
LandOfFree
System and method to align clock signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method to align clock signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to align clock signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3919345