System and method of dynamically mapping out faulty memory...

Details System and method of dynamically mapping out faulty memory... System and method of dynamically mapping out faulty memory...

2007-09-07

2009-11-17

Ton, David (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C714S704000

Reexamination Certificate

active

07620860

ABSTRACT:
An information handling system is disclosed and can include a processor and a memory coupled to the processor. Further, the system can include a system reserved area that is accessible to the processor. The system reserved area can include a physical memory fault table having a plurality of bits and each bit in the physical memory fault table can represent an equal block of the memory.

REFERENCES:
patent: 6215997 (2001-04-01), Han
patent: 7043666 (2006-05-01), Wynn et al.
patent: 7359330 (2008-04-01), Lunt et al.
patent: 7483319 (2009-01-01), Brown
patent: 2008/0005504 (2008-01-01), Barnes et al.
patent: 2008/0161993 (2008-07-01), Groer et al.
U.S. Appl. No. 11/300,820, filed Dec. 15, 2005.
U.S. Appl. No. 11/344,647, filed Feb. 1, 2006.
U.S. Appl. No. 11/372,569, filed Mar. 10, 2006.
U.S. Appl. No. 11/467,600, filed Aug. 28, 2006.
U.S. Appl. No. 11/759,088, filed Jun. 6, 2007.
U.S. Appl. No. 11/854,034, filed Sep. 12, 2007.

Affiliated with

Also associated with

Rating

System and method of dynamically mapping out faulty memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method of dynamically mapping out faulty memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of dynamically mapping out faulty memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4108390