Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2004-03-09
2010-06-01
Chen, Tse (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S375000
Reexamination Certificate
active
07730341
ABSTRACT:
A system for transitioning from a first logical state to any second logical state of a plurality of logical states includes a first circuit. The first circuit is associated with a first clock domain. The first circuit includes a first state machine. The first state machine includes a plurality of logical states. Each of the plurality of logical states is associated with a plurality of physical states. A single state element in one of the plurality of physical states associated with a first logical state is modified to transition from the first logical state to any second logical state.
REFERENCES:
patent: 2632058 (1953-03-01), Gray
patent: 3753230 (1973-08-01), Hoffner, II
patent: 6006340 (1999-12-01), O'Connell
patent: 6128749 (2000-10-01), McDonnell et al.
patent: 6194940 (2001-02-01), Hunter et al.
patent: 6359479 (2002-03-01), Oprescu
patent: 6477609 (2002-11-01), Reiss et al.
patent: 6523058 (2003-02-01), Fung et al.
patent: 2001/0038633 (2001-11-01), Robertson et al.
patent: 2003/0072316 (2003-04-01), Niu et al.
Chen Tse
Marvell Israel (M.I.S.L) Ltd.
LandOfFree
System and method for transitioning from a logical state to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for transitioning from a logical state to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for transitioning from a logical state to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4154456