System and method for testing memory blocks in an SOC design

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S726000, C713S002000, C716S101000

Reexamination Certificate

active

07966529

ABSTRACT:
A system and method for testing a plurality of memory blocks in a System on Chip (SOC) design uses two Test Access Ports (TAPs); a user TAP and an EDA tool TAP, to provide instructions and test data to the SOC. The system includes a glue logic block, a secured logic block and a memory testing module. The glue logic block selects the user TAP at the outset of the testing phase. The secured logic block is coupled with the user TAP and generates a TAP selection signal, which controls the selection of the EDA tool TAP. The memory testing module is used to carry out the process of testing the memory blocks when the EDA tool TAP is selected.

REFERENCES:
patent: 5734613 (1998-03-01), Gibson
patent: 6070252 (2000-05-01), Xu et al.
patent: 6343207 (2002-01-01), Hessel et al.
patent: 6567325 (2003-05-01), Hergott
patent: 6829730 (2004-12-01), Nadeau-Dostie et al.
patent: 7228440 (2007-06-01), Giles et al.
patent: 7284172 (2007-10-01), Grupp et al.
patent: 7313730 (2007-12-01), Ryser
patent: 7542360 (2009-06-01), Rashed et al.
patent: 2003/0074620 (2003-04-01), Dorsey
patent: 2005/0117420 (2005-06-01), Jeon et al.
patent: 2005/0204239 (2005-09-01), Miyaji et al.
patent: 2005/0262460 (2005-11-01), Goyal et al.
patent: 2006/0080058 (2006-04-01), Zimmerman et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for testing memory blocks in an SOC design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for testing memory blocks in an SOC design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for testing memory blocks in an SOC design will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2631779

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.