System and method for testing memory

Details System and method for testing memory System and method for testing memory

2006-02-14

2006-02-14

Ton, David (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C714S014000

Reexamination Certificate

active

07000159

ABSTRACT:
A system and method for reducing the amount of time for a boot operation is provided that includes a test management module that divides the memory into multiple test blocks and then selects a limited number of test blocks to test during a boot operation, thereby decreasing the overall amount of memory test time.

REFERENCES:
patent: 5325365 (1994-06-01), Moore et al.
patent: 5621883 (1997-04-01), Thoulon et al.
patent: 5659748 (1997-08-01), Kennedy
patent: 5675795 (1997-10-01), Rawson et al.
patent: 5860001 (1999-01-01), Cromer et al.
patent: 6009541 (1999-12-01), Liu et al.
patent: 6158000 (2000-12-01), Collins
patent: 6216226 (2001-04-01), Agha et al.
patent: 6347372 (2002-02-01), Takashima et al.
patent: 6385721 (2002-05-01), Puckette
patent: 6434696 (2002-08-01), Kang
patent: 6697920 (2004-02-01), Nijhawan et al.
patent: 6877118 (2005-04-01), Oshima et al.

Affiliated with

Also associated with

Rating

System and method for testing memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for testing memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for testing memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3647233