System and method for testing circuitry on a wafer

Details System and method for testing circuitry on a wafer System and method for testing circuitry on a wafer

2002-05-24

2008-08-12

Kerveros, James C (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

07412639

ABSTRACT:
A system and method in which a plurality of dice on a semiconductor wafer are interconnected to enable efficient testing thereof. In certain embodiments a plurality of dice are interconnected in a manner that enables test data to be communicated from a tester system to a plurality of dice for concurrent testing of such plurality of dice. Depending on the amount of interconnection, all or a portion of each of the plurality of dice may be tested concurrently. In certain embodiments, a plurality of dice are interconnected in a manner that enables test data to be communicated from one die to at least one other die. In certain embodiments, a plurality of dice are interconnected in a manner that enables such dice to be tested concurrently while maintaining a repeatable pattern at the reticle level for fabricating such dice.

REFERENCES:
patent: 5457400 (1995-10-01), Ahmad et al.
patent: 5477062 (1995-12-01), Natsume
patent: 5504369 (1996-04-01), Dasse et al.
patent: 5539325 (1996-07-01), Rostoker et al.
patent: 5838163 (1998-11-01), Rostoker et al.
patent: 5872793 (1999-02-01), Attaway et al.
patent: 5898186 (1999-04-01), Farnworth et al.
patent: 6000047 (1999-12-01), Kamae et al.
patent: 6265888 (2001-07-01), Hsu
patent: 6275052 (2001-08-01), Hembree et al.
patent: 6285200 (2001-09-01), Pace et al.
patent: 6321320 (2001-11-01), Fleischman et al.
patent: 6334247 (2002-01-01), Beaman et al.
patent: 6340823 (2002-01-01), Kitade
patent: 6366110 (2002-04-01), Buck
patent: 6691269 (2004-02-01), Sunter
patent: 6710616 (2004-03-01), D'Souza
patent: 6717424 (2004-04-01), Furuta
patent: 6717429 (2004-04-01), Whetsel
patent: 6788091 (2004-09-01), Weber
patent: 6816990 (2004-11-01), Song et al.
patent: 6928403 (2005-08-01), Swoboda
patent: 7089473 (2006-08-01), Mates
patent: 6 013 445 (1994-01-01), None
patent: 2000100880 (2000-04-01), None

Affiliated with

Also associated with

Rating

System and method for testing circuitry on a wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for testing circuitry on a wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for testing circuitry on a wafer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3997763