Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2007-03-20
2007-03-20
Trujillo, James K. (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S401000, C713S600000, C713S601000
Reexamination Certificate
active
10629989
ABSTRACT:
A system and method for coordinating synchronizer controllers disposed in different clock domains, e.g., a core clock domain and a bus clock domain, wherein a clock synchronizer arrangement is employed for effectuating data transfer across a clock boundary therebetween. A bus clock synchronizer controller operable in the bus clock domain includes circuitry for generating a set of inter-controller clock relationship control signals, which are provided to a core clock synchronizer controller. Responsive to the inter-controller clock relationship control signals, circuitry in the core clock synchronizer controller is operable to synchronize the core clock signal's cycle and sequence information relative to the bus clock signal.
REFERENCES:
patent: 5347559 (1994-09-01), Hawkins et al.
patent: 5721886 (1998-02-01), Miller
patent: 6075832 (2000-06-01), Geannopoulos et al.
patent: 6084934 (2000-07-01), Garcia et al.
patent: 6114915 (2000-09-01), Huang et al.
patent: 6134155 (2000-10-01), Wen
patent: 6157233 (2000-12-01), Horigan et al.
patent: 6161188 (2000-12-01), Gaskins et al.
patent: 6175603 (2001-01-01), Chapman et al.
patent: 6246275 (2001-06-01), Wodnicki et al.
patent: 6249875 (2001-06-01), Warren
patent: 6326824 (2001-12-01), Hosoe et al.
patent: 6369624 (2002-04-01), Wang et al.
patent: 6516362 (2003-02-01), Magro et al.
patent: 6529083 (2003-03-01), Fujita
patent: 2002/0051509 (2002-05-01), Lindner et al.
patent: 2002/0158671 (2002-10-01), Wang et al.
patent: 2002/0199124 (2002-12-01), Adkisson
patent: 2003/0188083 (2003-10-01), Kumar et al.
Grey, Paul R., “Analysis and Design of Analog Integrated Circuits”, 1993, John Wiley & Sons, Inc., Third Edition, pp. 681-682.
Hewlett--Packard Development Company, L.P.
Trujillo James K.
LandOfFree
System and method for synchronizing multiple synchronizer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for synchronizing multiple synchronizer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for synchronizing multiple synchronizer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3775786