System and method for synchronizing a plurality of...

Details System and method for synchronizing a plurality of... System and method for synchronizing a plurality of...

2006-06-06

2006-06-06

Browne, Lynne H. (Department: 2116)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

C368S046000, C714S707000

Reexamination Certificate

active

07058838

ABSTRACT:
A system and method for synchronizing a plurality of processors in a multiprocessor computer platform are disclosed. In one system embodiment, a first processor and a second processor may access a global time value associated with a globally accessible clock counter. Each processor may access its respective local time value and adjust its respective synchronization parametrics, thereby synchronizing the plurality of processors.

REFERENCES:
patent: 5041966 (1991-08-01), Nakai et al.
patent: 5491787 (1996-02-01), Hashemi
patent: 6535926 (2003-03-01), Esker
patent: 6550062 (2003-04-01), Barajas et al.
Tanenbaum, Andrew S., Structured Computer Organization, 1984, Prentice-Hall, Inc., 2ndedition, p. 11.

Affiliated with

Also associated with

Rating

System and method for synchronizing a plurality of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for synchronizing a plurality of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for synchronizing a plurality of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3655239