Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2000-12-29
2004-10-19
Tsai, Henry W. H. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S024000
Reexamination Certificate
active
06807628
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention is generally directed to data processors and, more specifically, to systems and methods for supporting precise exceptions in a data processor having a clustered architecture.
BACKGROUND OF THE INVENTION
The demand for high performance computers requires that state-of-the-art microprocessors execute instructions in the minimum amount of time. A number of different approaches have been taken to decrease instruction execution time, thereby increasing processor throughput. One way to increase processor throughput is to use a pipeline architecture in which the processor is divided into separate processing stages that form the pipeline. Instructions are broken down into elemental steps that are executed in different stages in an assembly line fashion.
A pipelined processor is capable of executing several different machine instructions concurrently. This is accomplished by breaking down the processing steps for each instruction into several discrete processing phases, each of which is executed by a separate pipeline stage. Hence, each instruction must pass sequentially through each pipeline stage in order to complete its execution. In general, a given instruction is processed by only one pipeline stage at a time, with one clock cycle being required for each stage. Since instructions use the pipeline stages in the same order and typically only stay in each stage for a single clock cycle, an N stage pipeline is capable of simultaneously processing N instructions. When filled with instructions, a processor with N pipeline stages completes one instruction each clock cycle.
The execution rate of an N-stage pipeline processor is theoretically N times faster than an equivalent non-pipelined processor. A non-pipelined processor is a processor that completes execution of one instruction before proceeding to the next instruction. Typically, pipeline overheads and other factors decrease somewhat the execution advantage rate that a pipelined processor has over a non-pipelined processor.
An exemplary seven stage processor pipeline may consist of an address generation stage, an instruction fetch stage, a decode stage, a read stage, a pair of execution (E
1
and E
2
) stages, and a write (or write-back) stage. In addition, the processor may have an instruction cache that stores program instructions for execution, a data cache that temporarily stores data operands that otherwise are stored in processor memory, and a register file that also temporarily stores data operands.
The address generation stage generates the address of the next instruction to be fetched from the instruction cache. The instruction fetch stage fetches an instruction for execution from the instruction cache and stores the fetched instruction in an instruction buffer. The decode stage takes the instruction from the instruction buffer and decodes the instruction into a set of signals that can be directly used for executing subsequent pipeline stages. The read stage fetches required operands from the data cache or registers in the register file. The E
1
and E
2
stages perform the actual program operation (e.g., add, multiply, divide, and the like) on the operands fetched by the read stage and generates the result. The write stage then writes the result generated by the E
1
and E
2
stages back into the data cache or the register file.
Assuming that each pipeline stage completes its operation in one clock cycle, the exemplary seven stage processor pipeline takes seven clock cycles to process one instruction. As previously described, once the pipeline is full, an instruction can theoretically be completed every clock cycle.
The throughput of a processor also is affected by the size of the instruction set executed by the processor and the resulting complexity of the instruction decoder. Large instruction sets require large, complex decoders in order to maintain a high processor throughput. However, large complex decoders tend to increase power dissipation, die size and the cost of the processor. The throughput of a processor also may be affected by other factors, such as exception handling, data and instruction cache sizes, multiple parallel instruction pipelines, and the like. All of these factors increase or at least maintain processor throughput by means of complex and/or redundant circuitry that simultaneously increases power dissipation, die size and cost.
In many processor applications, the increased cost, increased power dissipation, and increased die size are tolerable, such as in personal computers and network servers that use x86-based processors. These types of processors include, for example, Intel Pentium™ processors and AMD Athlon™ processors.
However, in many applications it is essential to minimize the size, cost, and power requirements of a data processor. This has led to the development of processors that are optimized to meet particular size, cost and/or power limits. For example, the recently developed Transmeta Crusoe™ processor reduces the amount of power consumed by the processor when executing most x86 based programs. This is particularly useful in laptop computer applications. Other types of data processors may be optimized for use in consumer appliances (e.g., televisions, video players, radios, digital music players, and the like) and office equipment (e.g., printers, copiers, fax machines, telephone systems, and other peripheral devices).
In general, an important design objective for data processors used in consumer appliances and office equipment is the minimization of cost and complexity of the data processor. One way to minimize cost and complexity is to exclude from the processor core functions that can be implemented with memory-mapped peripherals external to the core. For example, cache flushing may be performed using a small memory-mapped device controlled by a specialized software function. The cost and complexity of a data processor may be minimized by implementing extremely simple exception behavior in the processor core.
Exceptions are interrupts produced by the data processor itself. The cause of an exception is generally an internal processor error. Exceptions are commonly distinguished as one of faults (i.e., issues an exception prior to completing instruction execution), traps (i.e., issues an exception after completing instruction execution) and aborts (i.e., unlike faults and traps, does not always indicate an address of the error, therefore recovering instruction execution after an abort is not always possible).
A wide-issue processor is a pipelined data processor well-suited for use in consumer appliances and office equipment. A wide-issue processor operates to execute bundles of operations in multiple stages—multiple concurrent operations are bundled into a single instruction and are issued and executed as a unit. In a wide-issue processor, having a clustered architecture, data processor resources are further divided into clusters wherein each cluster consists of one or more register files each of which is associated with a subset of the execution units of the data processor.
Conventionally, an exception will cause the wide-issue processor to enter immediately into an excepting state where it will wait until activity for a given set of instructions or operations has completed. Hardware for partial re-execution of the interrupted instruction bundles is often employed for “cleanup.” A primary disadvantage is found in the time expended waiting for the processor to “cleanup” and to determine its state. This has a related disadvantage of requiring complex hardware logic to handle instruction re-execution. An alternate approach does not provide support for certain precise exception conditions, meaning that some combinations of operations are not allowed. A primary disadvantage is found in limiting legal code combinations.
Therefore, there is a need in the art for improved data processors in which the cost and complexity of the processor core is minimized while maintaining the processor throughput. In particular, there is a need for imp
Homewood Mark Owen
Jarvis Anthony X.
Starr Alexander J.
Jorgenson Lisa K.
Munck William A.
STMicroelectronics Inc.
Tsai Henry W. H.
LandOfFree
System and method for supporting precise exceptions in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for supporting precise exceptions in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for supporting precise exceptions in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3312029