Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-10-22
2010-12-14
Tabone, Jr., John J (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S724000, C714S742000, C714S745000, C714SE11159, C324S528000, C324S531000, C324S765010, C716S030000, C438S014000, C438S017000
Reexamination Certificate
active
07853848
ABSTRACT:
Disclosed are embodiments of a system, method and service for detecting and analyzing systematic conditions occurring in manufactured devices. Each embodiment comprises generating a unique signature for each of multiple tested devices. The signatures are generated based on an initial set of signature definitions and the values for those signature definitions that are derived at least in part from selected testing data. A systematic condition is detected based on commonalities between the signatures. The systematic condition is then analyzed, alone or in conjunction with additional information, in order to develop a list of underlying similarities between the devices. The analysis results can be used to refine the systematic condition detection and analysis processes by revising the signature definitions set and/or by modifying data selection.
REFERENCES:
patent: 5497381 (1996-03-01), O'Donoghue et al.
patent: 5513188 (1996-04-01), Parker et al.
patent: 5515384 (1996-05-01), Horton, III
patent: 6701477 (2004-03-01), Segal
patent: 6880136 (2005-04-01), Huisman et al.
patent: 6971054 (2005-11-01), Kurtulik et al.
patent: 7558999 (2009-07-01), Adkisson et al.
patent: 7596736 (2009-09-01), Kassab et al.
patent: 7676077 (2010-03-01), Kulkarni et al.
patent: 2005/0273656 (2005-12-01), Adkisson et al.
patent: 2006/0053357 (2006-03-01), Rajski et al.
patent: 2006/0066338 (2006-03-01), Rajski et al.
patent: 2006/0066339 (2006-03-01), Rajski et al.
patent: 2009/0037134 (2009-02-01), Kulkarni et al.
Huisman et al., Statistical Diagnosis using Fail Commonalities, ITC, Jan. 19, 2003, pp. 1-9.
Ferguson, et al., “Extraction and Simulation of Realistic CMOS Faults using Inductive Fault Analysis,” IEEE, 1988 International Test Conference, Paper 25.1, pp. 475-484.
Keim, et al., “A Rapid Yield Learning Flow Based on Production Integrated Layout-Aware Diagnosis,” 2006 IEEE, International Test Conference, paper 7.1, pp. 1-10.
Desineni Rao H.
Kassab Maroun
Pastel Leah M.
Gibb I.P. Law Firm LLC
International Business Machines - Corporation
LeStrange, Esq. Michael J.
Tabone, Jr. John J
LandOfFree
System and method for signature-based systematic condition... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for signature-based systematic condition..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for signature-based systematic condition... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4192411