Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2005-01-18
2005-01-18
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
C713S310000, C713S322000, C713S324000, C713S330000, C713S501000
Reexamination Certificate
active
06845454
ABSTRACT:
A processor clock generation circuit and related method for a low power consumption modem chip design includes a first clock generator for generating a first clock signal in response to enable and disable signals; a second clock generator for generating a second clock signal that is lower in frequency than the first clock signal; a decoder for decoding an externally inputted instruction to check whether the inputted instruction is a power-down instruction or a power-up instruction, and generating control signals; a clock selection unit for, if the instruction is the power-down instruction, outputting the second clock signal as a processor clock signal and outputting a clock change end signal in response to a control signal outputted from the decoder and, if the instruction is the power-up instruction, outputting the first clock signal as the processor clock signal in response to the outputted control signal from the decoder and a first clock wake-up end signal; and a first clock controller for, if the instruction is the power-down instruction, outputting the disable signal for disabling clock generation of the first clock generator in response to the control signal outputted from the decoder and the clock change end signal outputted from the clock selection unit and, if the instruction is the power up instruction, outputting the enable signal for enabling the clock generation of the first clock generator in response to the control signal outputted from the decoder, and outputting the first wake-up end signal after a predetermined time.
REFERENCES:
patent: 4615005 (1986-09-01), Maejima et al.
patent: 5426755 (1995-06-01), Yokouchi et al.
patent: 5454114 (1995-09-01), Yach et al.
patent: 5907699 (1999-05-01), Nakajima
patent: 6044282 (2000-03-01), Hlasny
patent: 06332583 (1994-12-01), None
patent: 10-301661 (1998-11-01), None
Victor Nelson et al., Digital Logic Circuit Analysis and Design, 1995, Prentice-Hall Inc., pp. 449-460.
Connolly Mark
F. Chau & Associates LLC
Lee Thomas
Samsung Electronics Co,. Ltd.
LandOfFree
System and method for selecting between a high and low speed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for selecting between a high and low speed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for selecting between a high and low speed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3402084