Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device
Reexamination Certificate
2006-11-13
2010-11-23
Huff, Mark F (Department: 1795)
Radiation imagery chemistry: process, composition, or product th
Imaging affecting physical property of radiation sensitive...
Making electrical device
C430S005000, C430S311000, C430S313000, C438S267000, C438S593000
Reexamination Certificate
active
07838203
ABSTRACT:
A system and method are disclosed for increasing retention reliability of a floating gate of a CMOS compatible memory cell. A mask structure is formed with a plurality of apertures near the edges of the mask structure. The size of the apertures is less than a resolution limitation of a photo exposure system. The mask structure is placed over a resist material and the resist material is exposed to light through the apertures of the mask structure. Zero order diffraction light passes though the apertures and imparts energy to the exposed portions of the resist material. A develop process is then used to remove portions of the resist material to form a sloped edge resist pattern. A sloped edge floating gate that is formed from the pattern facilitates the deposition of a thicker oxide layer at the sloped edge of the floating gate and reduces backend leakage current.
REFERENCES:
patent: 5881125 (1999-03-01), Dao
patent: 5989756 (1999-11-01), Nakae
patent: 6015736 (2000-01-01), Luning et al.
patent: 6057081 (2000-05-01), Yunogami et al.
patent: 6153478 (2000-11-01), Lin et al.
patent: 6229683 (2001-05-01), Goodwin-Johansson
patent: 6238850 (2001-05-01), Bula et al.
patent: 6296991 (2001-10-01), Lin
patent: 6387755 (2002-05-01), Thurgate et al.
patent: 6482728 (2002-11-01), Shin et al.
patent: 6632321 (2003-10-01), Lill et al.
patent: 6670081 (2003-12-01), Laidig et al.
patent: 6716570 (2004-04-01), Nagarajan et al.
patent: 6794279 (2004-09-01), Stephen et al.
patent: 6846618 (2005-01-01), Hsu et al.
patent: 7041434 (2006-05-01), Raebiger et al.
patent: 7488672 (2009-02-01), Kim
patent: 7537979 (2009-05-01), Isobe et al.
patent: 2002/0145915 (2002-10-01), Ogura et al.
patent: 2004/0023499 (2004-02-01), Hellig et al.
patent: 2006/0273166 (2006-12-01), Ohshima
patent: 2007/0037098 (2007-02-01), Anderson et al.
patent: 2007/0148973 (2007-06-01), Higashitani et al.
patent: 2008/0048164 (2008-02-01), Odagawa
Li-Heng Chou, et al., “Method for Forming Non-Volatile Memory Cells and Related Apparatus and System”, U.S. Appl. No. 12/151,437 filed May 7, 2008.
S. Manakli, et al., “Combination multiple focal planes and PSM for sub 120 nm node with KrF lithography: study of the proximity effects,” Elsevier Microelectronic Engineering 61-62 (2002) pp. 123-132.
Benedetto Vigna, “More than Moore: micro-machined products enable new applications and open new markets”, 2005 IEEE, 8 pages.
Li-Heng Chou, et al., “Photo-Focus Modulation Method for Forming Transistor Gates and Related Transistor Devices”, U.S. Appl. No. 11/901,654 filed Sep. 18, 2007.
Alfred K. Wong, “Microlithography: Trends, Challenges, Solutions, and Their Impact on Design”, 2003 IEEE, pg. 12-21.
Office Action dated Feb. 18, 2010 in connection with U.S. Appl. No. 11/901,654.
Office Action dated Aug. 10, 2009 in connection with U.S. Appl. No. 11/901,654.
Bu Jiankang
Chou Li-Heng
Lewis Kenneth M.
Huff Mark F
Jelsma Jonathan
National Semiconductor Corporation
LandOfFree
System and method for providing process compliant layout... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for providing process compliant layout..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for providing process compliant layout... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4225574