Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-02-15
2009-02-03
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07487420
ABSTRACT:
A logic failure diagnosis system for performing logic failure diagnosis and methods for manufacturing and using same. The logic failure diagnosis system includes a signature register system and a space compaction system and, during testing, receives data values from a predetermined number of scan chains. During each scan cycle, the signature register system combines a set of data values with a set of recirculated data values to provide a set of data signature values. The signature register system recirculates the data signature values from the preceding scan cycle to provide the recirculated data values. The space compaction system compresses the data signature values to provide a compressed scan chain signature for the scan chains. The compressed scan chain signature can be compared with a set of expected values to determine whether the scan chains include any erroneous values and, if so, to identify a source of the erroneous values.
REFERENCES:
patent: 5184067 (1993-02-01), Nozuyama
patent: 5617531 (1997-04-01), Crouch et al.
patent: 5631913 (1997-05-01), Maeda
patent: 5677916 (1997-10-01), Nozuyama
patent: 6067651 (2000-05-01), Rohrbaugh et al.
patent: 6327687 (2001-12-01), Rajski et al.
patent: 6557129 (2003-04-01), Rajski et al.
patent: 6611933 (2003-08-01), Koenemann et al.
patent: 6745359 (2004-06-01), Nadeau-Dostie
patent: 6918074 (2005-07-01), Kim et al.
patent: 6950974 (2005-09-01), Wohl et al.
patent: 6993694 (2006-01-01), Kapur et al.
patent: 7093174 (2006-08-01), Fenech Saint Genieys
patent: 7178078 (2007-02-01), Hiraide et al.
patent: 7185253 (2007-02-01), Mitra et al.
patent: 7237162 (2007-06-01), Wohl et al.
Mitra, S., et al., An Efficient Response Compaction Technique For Test Cost Reduction, 2002 IEEE, ITC International Test Conference, 0-7803-7542-4/02.
Cadence Design Systems Inc.
Kerveros James C
Orick, Herrington & Sutcliffe LLP
LandOfFree
System and method for performing logic failure diagnosis... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for performing logic failure diagnosis..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for performing logic failure diagnosis... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4072860