Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2000-01-24
2003-06-24
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S500000, C710S058000
Reexamination Certificate
active
06584575
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to data communications, and more particularly to a system and method for initiating source-synchronous or clock-forwarded transfers, using a ratio bit such as may be transferred in a serial data stream.
2. Description of the Related Art
In computer systems, especially computer systems including devices that may operate according to differing internal clocks with different clock rates, some mechanism is needed to assure that devices are initialized to their proper clock rate. For example, a processor in a computer system must be initialized to its operating frequency clock rate. Typically, a system clock that operates at a relatively slow clock frequency is used as a timing reference for the computer system.
One solution to initializing devices in computer systems is either to operate at the system clock rate or to operate at a predetermined multiple of the system clock rate. The computer system may be designed so that each device in the computer system operates at a fixed multiple of the system clock rate. One problem that arises is that certain devices in the computer system, such as processors, may operate at one or more different clock rates based on which processor is included in the computer system. It may also be desirable to allow for upgrading the processor or other device to one that operates according to a faster clock rate than originally designed.
Another solution is to have each device, or subset of devices, operate at a local clock rate that is a different multiple of the system clock rate. This technique may allow for different devices, such as processors, memory, input/output buses, etc., to operate at an optimal local clock rate. One problem that arises is that data transfers between devices that operate according to different clock rates are between clock domains. Data transfers between clock domains require that either a clock signal is shared by both the sending and the receiving devices, e.g. a synchronous transfer, or a clock signal is forwarded with the data, e.g. a source-synchronous or clock-forwarded transfer. One problem with synchronous transfers is that clock skew may become unmanageable as the clock frequency increases.
What is needed is a system and method for initializing source-synchronous transfers in a computer system. It would be desirable for the system and method to use a minimum amount of resources of the computer system.
SUMMARY OF THE INVENTION
The problems outlined above may be in large part solved by a system and method for initializing deterministic source-synchronous transfers between devices in a computer system using one or more ratio bits to indicate a ratio between clocks. In an exemplary computer system, one or more processors are each coupled to a bridge. The one or more ratio bits are used to indicate a ratio between the system clock of a first device, such as a processor, and the system clock of a second device, such as the bridge. Each device may also operate at a multiple of its system clock. Once the one or more ratio bits have been stored, the first device can determine when edges of its operating clock correspond to edges of the operating clock of the second device. The use of the one or more ratio bits may advantageously allow devices in the computer system to operate on different system clocks without dedicated signal lines or pins to indicate the frequencies of those different system clocks.
Broadly speaking, a method is contemplated, for initializing deterministic data transfers between a first device and a second device. The first device operates according to at least a first clock having a first clock rate. The second device operates according to at least a second clock having a second clock rate. The ratio between the second clock rate and the first clock rate is an integer number greater than or equal to one. The method comprises the first device receiving a serial data stream that includes at least one ratio bit, wherein the ratio bit is encoded with the ratio between the second clock rate and the first clock rate. The first device uses the ratio bit to determine an edge of the second clock. The first device transmits a first source-synchronous clock to the second device on the edge of the second clock. The method may advantageously allow for the source-synchronous clocking to be initialized without a negotiation protocol between the first device and the second device. In one embodiment, the second device transmits a second source-synchronous clock to the first device on the edge of the second clock. In another embodiment, the method may further include the second device signaling the first device. The signaling may indicate that the second device is ready to receive source-synchronous transfers.
A computer system is also contemplated. The computer system comprises a memory configured to store initialization information for the computer system, logic coupled to the memory for transmitting the initialization information, at least one processor coupled via a serial line to the logic, and a device coupled to the processor. The initialization information includes at least one ratio bit, where the ratio bit is encoded with the ratio between a first clock having a first clock rate and a second clock having a second clock rate. The processor is coupled to receive the first clock and the second clock and to operate according to the second clock. The ratio between the second clock rate and the first clock rate is an integer greater than or equal to one. The device is configured to operate according to the first clock rate. The logic is configured to transmit the initialization information over the serial line to the processor, and the processor is configured to decode the ratio bit to determine the first clock rate. The processor and the device are configured to exchange data using source-synchronous clocks that are initialized using the ratio bit to determine a common clock edge.
REFERENCES:
patent: 3725793 (1973-04-01), Phillips
patent: 4929854 (1990-05-01), Iino et al.
patent: 4970405 (1990-11-01), Hagiwara
patent: 4989175 (1991-01-01), Boris et al.
patent: 5058132 (1991-10-01), Li
patent: 5256994 (1993-10-01), Langendorf
patent: 5307381 (1994-04-01), Ahuja
patent: 5459855 (1995-10-01), Lelm
patent: 5572716 (1996-11-01), Meisner
patent: 5774001 (1998-06-01), Mozdzen et al.
patent: 5909563 (1999-06-01), Jacobs
patent: 5935255 (1999-08-01), So et al.
patent: 6108778 (2000-08-01), LaBerge
patent: 6112307 (2000-08-01), Ajanovic et al.
patent: 6269136 (2001-07-01), Hansen et al.
patent: 6393502 (2002-05-01), Meyer et al.
patent: 6457137 (2002-09-01), Mitchell et al.
patent: 6505261 (2003-01-01), Meyer et al.
Alpha Microprocessors SROM Mini-Debugger, User's Guide, Apr. 1999, Compaq Computer Corp., Chapter 2, pp. 1-5; Chapter 3, pp. 1-38.
Alpha 21264 Microprocessor Hardware Reference Manual, Jul. 1999, Compaq Computer Corp., Chapter 7, pp. 1-21; Chapter 11, pp. 1-7.
Digital Semiconductor Alpha 21164PC Microprocessor, Hardware Reference Manual, Sep. 1997, Digital Equipment Corp., Chapter 4, pp. 8-10; Chapter 7, pp. 1-13.
Alpha 21164 Microprocessor Hardware Reference Manual, Dec. 1998, Compaq Computer Corp., Chapter 4, pp. 6-11; Chapter 7, pp. 1-14.
Madrid Philip Enrique
Meyer Deriick R.
Advanced Micro Devices , Inc.
Cao Chun
Kivlin B. Noäl
Lee Thomas
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
System and method for initializing source-synchronous data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for initializing source-synchronous data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for initializing source-synchronous data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3095095