System and method for improving a random access memory (RAM)

Details System and method for improving a random access memory (RAM) System and method for improving a random access memory (RAM)

1996-10-01

1998-07-28

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Multiplexing

36523002, 36523003, 365205, 36518905, G11C 700

Patent

active

057870411

ABSTRACT:
An improved random access memory (RAM) system enhances the speed and reduces power dissipation and logic complexity associated with a RAM. The RAM system includes first and second pluralities of RAM cell columns. Each of the columns includes (1) at least one RAM cell, each RAM cell configured to read and write a respective logic state and (2) bit and nbit connections (differential and complimentary) connected to each of the RAM cells. A first multiplexer is designed to multiplex the bit and nbit connections of the first plurality of RAM cell columns. A second multiplexer is configured to multiplex the bit and nbit connections of the second plurality of columns. Decode logic controls the first and second multiplexers, and the decode logic accesses a particular column and cell in one of the first and second pluralities during each memory access. A sense amplifier is configured to read the bit and nbit connections of the first and second pluralities via respectively the first and second multiplexers. The sense amplifier is designed to output a logic state from any of the cells based upon a voltage differential and a polarity between the bit and nbit connections of any of the columns. A write driver is configured to write the bit and nbit connections of the first and second plurality via respectively the first and second multiplexers. The write driver drives a logic state onto any of the cells based upon the voltage differential and the polarity between the bit and nbit connections of any of the columns.

REFERENCES:
patent: 5245585 (1993-09-01), Voss et al.
patent: 5313431 (1994-05-01), Uruma et al.
patent: 5379248 (1995-01-01), Wada et al.
patent: 5390139 (1995-02-01), Smith et al.
patent: 5621695 (1997-04-01), Tran

Affiliated with

Also associated with

Rating

System and method for improving a random access memory (RAM) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for improving a random access memory (RAM), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for improving a random access memory (RAM) will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-28402