Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2008-01-29
2008-01-29
Rinehart, Mark H. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S117000, C710S124000, C370S369000
Reexamination Certificate
active
07325082
ABSTRACT:
A system and method for guaranteeing transactional fairness among multiple requesters contending for a common resource in a cache-coherent multiprocessor system is described. Batch processing is used to control servicing of multiple requests made by multiple requesters (such as processors) of a common resource in a cache-coherent multiprocessor system. Specifically, identification numbers are assigned to requests as they are received from the multiple requesters. The identification numbers are then used in conjunction with batch processing to prioritize and guarantee servicing of the requests.
REFERENCES:
patent: 5519837 (1996-05-01), Tran
patent: 5560027 (1996-09-01), Watson et al.
patent: 5640519 (1997-06-01), Langendorf et al.
patent: 5914935 (1999-06-01), Saito
patent: 6029219 (2000-02-01), Michizono et al.
patent: 6996559 (2006-02-01), Beshai
patent: 7158510 (2007-01-01), Golla et al.
patent: 2002/0176431 (2002-11-01), Golla et al.
Collier Josh D.
Schibinger Joseph S.
Cerullo Jeremy S
Gregson Richard J.
Rinehart Mark H.
Synnestvedt & Lechner LLP
Unisys Corporation
LandOfFree
System and method for guaranteeing transactional fairness... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for guaranteeing transactional fairness..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for guaranteeing transactional fairness... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2803390