System and method for executing loops in a processor

Details System and method for executing loops in a processor System and method for executing loops in a processor

2011-08-02

2011-08-02

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

Reexamination Certificate

active

07991984

ABSTRACT:
A loop control system comprises at least one loop flag in an instruction word, at least one loop counter associated with the at least one loop flag operable to store and compute a number of times a program loop is to be executed, at least one start address register associated with the at least one loop flag operable to store a program loop starting address, and at least one end address register associated with the at least one loop flag operable to store a program loop ending address.

REFERENCES:
patent: 4097920 (1978-06-01), Ozga
patent: 4652997 (1987-03-01), Kloker
patent: 5375238 (1994-12-01), Ooi
patent: 5710913 (1998-01-01), Gupta et al.
patent: 5887179 (1999-03-01), Halahmi et al.
patent: 6092045 (2000-07-01), Stubley et al.
patent: 6145076 (2000-11-01), Gabzdyl et al.
patent: 6842895 (2005-01-01), Renard et al.
patent: 7380112 (2008-05-01), Okabayashi et al.
patent: 2002/0056033 (2002-05-01), Huppenthal
patent: 2007/0055851 (2007-03-01), Leijten
Singh et al., Interconnect Pipelining in a Throughput-Intensive FPGA Architecture, Feb. 2001, pp. 153-160.

Affiliated with

Also associated with

Rating

System and method for executing loops in a processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for executing loops in a processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for executing loops in a processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2748953