Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-02-28
2006-02-28
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C708S231000, C708S232000, C709S221000, C709S222000, C326S038000, C713S002000, C713S100000
Reexamination Certificate
active
07007264
ABSTRACT:
A system (20) for dynamic reconfigurable computing includes at least one microprocessor implemented on a field programmable gate array (10) having a programmable fabric (12). The system can include a predefined interface (42) between an embedded microprocessor and the programmable fabric as well as a translator (25) enabling a single hardware description language to define the system including both the microprocessor and the programmable fabric.
REFERENCES:
patent: 5857109 (1999-01-01), Taylor
patent: 6026481 (2000-02-01), New et al.
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6324680 (2001-11-01), Barnfield et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6615167 (2003-09-01), Devins et al.
patent: 6678645 (2004-01-01), Rajsuman et al.
patent: 6701501 (2004-03-01), Waters et al.
patent: 6735756 (2004-05-01), Linn et al.
patent: 6754882 (2004-06-01), Sanchez et al.
patent: 6760898 (2004-07-01), Sanchez et al.
patent: 6803786 (2004-10-01), Bilski et al.
patent: 6820248 (2004-11-01), Gan
patent: 6826717 (2004-11-01), Draper et al.
patent: 6862563 (2005-03-01), Hakewill et al.
patent: 6912706 (2005-06-01), Stamm et al.
patent: 6920627 (2005-07-01), Blodget et al.
patent: 6934922 (2005-08-01), Burnley
patent: 6941538 (2005-09-01), Hwang et al.
patent: 2001/0020251 (2001-09-01), Sheikh et al.
patent: 2002/0194236 (2002-12-01), Morris
patent: 2003/0163798 (2003-08-01), Hwang et al.
patent: 2004/0073882 (2004-04-01), Osann, Jr.
patent: 2004/0123258 (2004-06-01), Butts
patent: 2004/0139411 (2004-07-01), Smith et al.
patent: 2004/0210592 (2004-10-01), Ciolfi et al.
patent: 2004/0210855 (2004-10-01), Sanchez et al.
patent: 2004/0225992 (2004-11-01), Sanchez et al.
patent: 2004/0250231 (2004-12-01), Killian et al.
patent: 2005/0183045 (2005-08-01), Hwang et al.
patent: 2005/0193358 (2005-09-01), Blodget et al.
patent: 316549 (1989-05-01), None
patent: 973095 (2000-01-01), None
patent: 01161469 (1989-06-01), None
patent: 02176882 (1990-07-01), None
patent: 06149585 (1994-05-01), None
patent: 09185557 (1997-07-01), None
patent: 2000099361 (2000-04-01), None
patent: 2000150781 (2000-05-01), None
patent: WO 3034199 (2003-04-01), None
Alston et al., “From C to Netlists: Hardware Engineering for Software Engineers?”, Electronics and Communication Engineering Journal, vol. 14, No. 4, Aug. 2002, pp. 165-173.
Diepenhorst et al., “Automatic Generation of VHDL Code for Neural Applications”, International Joint Conference on Neural Networks, vol. 4, Jul. 10, 1999, pp. 2302-2305.
Agun et al., “Design of a Reusable Memory Management”, 2001 Proceedings of 14th Annual IEEE International ASIC/SOC Conference, Sep. 12, 2001, pp. 369-373.
Tsai et al., “Processor-Programmable Memory BIST for Bus-Connected Embedded Memories”, 2001 Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, Jan. 30, 2001, pp. 325-330.
Limin et al., “FPGA Hardware Devices with Single-Instruction Driving for an Embedded Mobile Computing Platform”, 2001 Proceedings of 4th International Conference on ASIC, Oct. 23, 2001, pp. 514-517.
Prasartsee et al., “FPGA-Based Climate Controller Design for Plant Tissue Culture Room”, 2002 IEEE International Conference on Industrial Technology, vol. 2, Dec. 11, 2002, pp. 1349-1353.
Chang, “Teaching Top-Down Design using VHDL and CPLD”, 26th Annual Conference on Frontiers in Education Conference, vol. 2, Nov. 6, 1996, pp. 514-517.
Buchholz et al., “Behavioral Emulation of Synthesized RT-Level Description using VLIW Architectures”, Proceedings of 1998 Ninth International Workshop on Rapid System Prototyping, Jun. 3, 1998, pp. 70-75.
Bang et al., “Design Optimization of Main-Profile MPEG-2 AAC Decoder”, 2001 Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 2, May 7, 2001, pp. 989-992.
Kik Phallaka
Liu Justin
Maunu LeRoy D.
Meles Pablo
Smith Matthew
LandOfFree
System and method for dynamic reconfigurable computing using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for dynamic reconfigurable computing using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for dynamic reconfigurable computing using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3694052