System and method for dynamic impedance matching

Details System and method for dynamic impedance matching System and method for dynamic impedance matching

2006-06-27

2006-06-27

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S032000, C326S034000, C326S087000

Reexamination Certificate

active

07068065

ABSTRACT:
An integrated circuit provides dynamic, on chip resistor trimming, including a digital control loop for stabilizing impedance matching among multiple devices communicatively linked over a data transmission line. The digital control loop stabilizes input/output impedance matching of various devices to within a precise ohmic range that is far narrower than standard process variations, such as sheet resistance, within the components themselves. The impedance matching circuit also overcomes EMI problems normally associated with digital control and thus provides dynamic on-chip digital control without non-linearity and with tighter tolerance than is presently possible. Accordingly, the circuit boosts performance of peripheral devices that communicate over a standard USB port, without the need for a computer as a go between or intermediate interface. This makes device to device communication possible as between USB On-the-Go capable devices.

REFERENCES:
patent: 6380758 (2002-04-01), Hsu et al.

Affiliated with

Also associated with

Rating

System and method for dynamic impedance matching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for dynamic impedance matching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for dynamic impedance matching will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3614904