System and method for avoiding deadlocks utilizing split lock op

Details System and method for avoiding deadlocks utilizing split lock op System and method for avoiding deadlocks utilizing split lock op

1997-11-05

2000-07-18

Gossage, Glenn

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711141, 711150, 711119, 711130, 710200, G06F 13364

Patent

active

060921560

ABSTRACT:
A system and method for avoiding deadlocks when performing non-atomic operations on data in a shared memory accessed by multiple processors that sends messages to implement a split lock. Via the messages, the requesting processor is granted exclusive access to the shared memory so that no other processor may access the same data until after the non-atomic operation has completed. The messages used to avoid the deadlock include a split lock request, a lock message, a grant message, a gone idle message and a release idle message. By using the above messages, the system and method of the present invention accepts requests from multiple processors for exclusive access to memory, orders all of the requests, and awards exclusive access to the first processor to make a request. The system can include a cache memory, associated with a requesting processor, which sends a lock request to the main memory in response to a split lock request from a requesting processor.

REFERENCES:
patent: 4000485 (1976-12-01), Barlow et al.
patent: 4392196 (1983-07-01), Glenn et al.
patent: 4441155 (1984-04-01), Fletcher et al.
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4466059 (1984-08-01), Bastian et al.
patent: 4488217 (1984-12-01), Binder et al.
patent: 4562536 (1985-12-01), Keeley et al.
patent: 4586133 (1986-04-01), Steckler
patent: 4667288 (1987-05-01), Keeley et al.
patent: 4686621 (1987-08-01), Keeley et al.
patent: 4875155 (1989-10-01), Iskiyan et al.
patent: 4929940 (1990-05-01), Franaszek et al.
patent: 4967414 (1990-10-01), Lusch et al.
patent: 5016167 (1991-05-01), Nguyen et al.
patent: 5047920 (1991-09-01), Funabashi
patent: 5060136 (1991-10-01), Furney et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5142676 (1992-08-01), Fried et al.
patent: 5237670 (1993-08-01), Wakerly
patent: 5251308 (1993-10-01), Frank et al.
patent: 5257361 (1993-10-01), Doi et al.
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5327538 (1994-07-01), Hamaguchi et al.
patent: 5392416 (1995-02-01), Doi et al.
patent: 5408629 (1995-04-01), Tsuchiva et al.
patent: 5465336 (1995-11-01), Imai et al.
patent: 5490280 (1996-02-01), Gupta et al.
patent: 5497472 (1996-03-01), Yamamoto et al.
patent: 5499354 (1996-03-01), Aschoff et al.
patent: 5504874 (1996-04-01), Galles et al.
patent: 5537569 (1996-07-01), Masubuchi
patent: 5559970 (1996-09-01), Sharma
patent: 5568633 (1996-10-01), Boudou et al.
patent: 5572704 (1996-11-01), Bratt et al.
patent: 5581725 (1996-12-01), Nakayama
patent: 5586274 (1996-12-01), Bryg et al.
patent: 5687013 (1997-11-01), Henmi
patent: 5717897 (1998-02-01), McCrory
patent: 5717942 (1998-02-01), Haupt et al.
patent: 5778441 (1998-07-01), Rhodehamel et al.
patent: 5802582 (1998-09-01), Ekanadham et al.
Hennessy, John L. and David A. Patterson, Computer Architecture: A Quantitative Approach, Second Edition, Morgan Kaufman Publishers, 1996, pp 708-721.
M.S. Yousif, et al., "Cache Coherence in Multiprocessor: A Survey," Advances in Computers, vol. 10, 1995, pp. 127-179.
IBM Technical Disclosure Bulletin, "Compact Global Table For Management Of Multiple Caches," vol. 32, No. 7, Dec. 1, 1989, pp. 322-324.
Fred R. Goldstein, "Congestion Control in Frame Relay Networks Using Explicit Binary Feedback," Conference Proceedings, 27-30 Mar. 1991, pp. 558-564.
"Exemplar System Architecture" from http://www.hp/com/wsg/products/servers/exemplar/sxclass/exemplar.htm, Downloaded Feb. 12, 1998 (Date of publication unknown).
Stenstrom et al., "Trends in Shared Memory Multiprocessing", Computer, Dec. 1997, pp. 44-50.

Affiliated with

Also associated with

Rating

System and method for avoiding deadlocks utilizing split lock op does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for avoiding deadlocks utilizing split lock op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for avoiding deadlocks utilizing split lock op will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2048837