Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1998-08-21
2000-12-05
Nguyen, Hoa T.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714700, 714736, 327261, 713503, G01R 3128
Patent
active
061580309
ABSTRACT:
Signal alignment circuitry aligns (i.e., deskews) test signals from a massively parallel tester. A timing portion of each signal is received by a rising edge delay element, a falling edge delay element, and a transition detector, all in parallel. The delay of the rising edge and falling edge delay elements is independently controlled by control circuitry. The outputs of the rising edge and falling edge delay elements are muxed together, and the output of the flux is selected in response to rising edge and falling edge transitions detected by the transition detector. The output of the mux is provided to pulse generating circuitry, which generates a pulse at each edge for use in clocking a data portion of each signal into a DQ flip-flop. The output of this DQ flip-flop is then latched in to another DQ flip-flop by a reference clock. To control the rising and falling edges of one of the test signals, and thereby align the signal with the other test signals, the control circuitry first sweeps the delay in the rising edge and falling edge delay elements until the latched-in signal transitions. Then, the reference clock is delayed by a known amount of time, and the delay in the rising edge and falling edge delay elements is again swept until the latched-in signal transitions. This provides enough information to characterize delay functions of the rising edges and falling edges of the signal in terms of a point-slope formula, which, in turn, allows for complete control over the rising and falling edges of the signal and for the alignment of the signal with the other signals.
REFERENCES:
patent: 4900948 (1990-02-01), Hamilton
patent: 4929888 (1990-05-01), Yoshida
patent: 5327076 (1994-07-01), Bailey
patent: 5379299 (1995-01-01), Schwartz
patent: 5384781 (1995-01-01), Kawabata
patent: 5459442 (1995-10-01), Behrin
patent: 5566188 (1996-10-01), Robbins et al.
patent: 5638016 (1997-06-01), Eitrheim
patent: 5682472 (1997-10-01), Brehm et al.
patent: 5935257 (1999-08-01), Nishimura
Micro Control Company "New Product Release" Feb. 21, 1997.
Micro Control Company article entitled "A Massively Parallel Memory Device Testing Strategy" by Harold E. Hamilton and Charles H. Morris--Jun. 6, 1998, or earlier.
Alexander Charles S.
Reichle David A.
Smith Fremont S.
Snodgrass Charles K.
Micro)n Technology, Inc.
Nguyen Hoa T.
LandOfFree
System and method for aligning output signals in massively paral does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for aligning output signals in massively paral, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for aligning output signals in massively paral will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-971136