Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1998-08-14
1999-10-05
Mai, Son
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365233, G11C 700
Patent
active
059634839
ABSTRACT:
A synchronous memory unit which includes a plurality of input buffers for receiving address data, a plurality of input latches for holding and outputting address data from in the input buffers according to a clock signal, a plurality of decoders for decoding the address data from the input latches, and a memory cell array having a plurality of memory cells which store and output data signals via bit lines according to the address data decoded by the decoders. Also provided are a sense amplifier for amplifying the output data signals on the bit lines, a selector for selecting one of the amplified output data signals according to the address data decoded by the decoders, and a selector output latch for holding and outputting the amplified output data signal from the selector according to the clock signal. An output latch holds and outputs the amplified output data signal from the selector output latch according to the clock signal. An output buffer receives and outputs the amplified output data signal from the output latch. Each latch includes a first latch for holding and outputting a data signal according to the clock signal, a first switch connected to the first latch for allowing a data signal to pass to the first latch according to the clock signal, and a second latch for holding and outputting a data signal according to the clock signal, and a second switch, connected between the first and second latches, for allowing a data signal to pass from the first latch to the second latch according to the clock signal.
REFERENCES:
patent: 5086414 (1992-02-01), Nambu et al.
patent: 5341341 (1994-08-01), Fukuzo
patent: 5631866 (1997-05-01), Oka et al.
patent: 5661693 (1997-08-01), Akioka et al.
Fukui Kenichi
Hiraishi Atsushi
Morita Sadayuki
Nishio Yoji
Yahata Hideharu
Hitachi , Ltd.
Mai Son
LandOfFree
Synchronous memory unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous memory unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous memory unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1179424