Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-04-25
2006-04-25
Lamarre, Guy J. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S731000, C714S733000, C714S734000
Reexamination Certificate
active
07036064
ABSTRACT:
A circuit is disclosed for testing memories using multiple built-in self test (BIST) controllers embedded in an integrated circuit (IC). The BIST controllers are brought to a synchronization point during the memory test by allowing for a synchronization state. An output signal from an output pin on the IC indicates the existence of a synchronization state to automated test equipment (ATE). After an ATE receives the output signal, it issues a resume signal through an IC input pin that causes the controllers to advance out of the synchronization state. The ATE controls the synchronization state length by delaying the resume signal. Synchronization states can be used in parametric test algorithms, such as for retention and IDDQ tests. Synchronization states can be incorporated into user-defined algorithms by software design tools that generate an HDL description of a BIST controller operable to apply the algorithm with the synchronization state.
REFERENCES:
patent: 4528626 (1985-07-01), Dean et al.
patent: 5448742 (1995-09-01), Bhattacharya
patent: 6415403 (2002-07-01), Huang et al.
patent: 6421789 (2002-07-01), Ooishi
patent: 6651202 (2003-11-01), Phan
patent: 6678850 (2004-01-01), Roy et al.
patent: 2001/0054116 (2001-12-01), Cheng
Huang et al.
MBIST Architecht Reference Manual, V8.8—1.100, Sep. 2000, Chapter 1—Introduction.
MBIST Architect—Anatomy of the BIST Controller, published by Mentor Graphics Corporation, Apr. 1999.
MBIST Architect Reference Manual, V8.9—1.10, Defining the Model—DFT Library Modeling for Memories, Dec. 2000.
MBIST Architect—UDA Kernel Design, published by Mentor Graphics, Apr. 1999.
Burgess, “Test and Diagnosis of Embedded Memory Using BIST,”EE-Evaluation Engineering, Mar. 2000.
Mentor Graphics, “Built-In Self-Test Process Guide, Software Version 8.9—1.10,” Dec. 2000.
Cheng Wu-Tung
Hill Christopher John
Kebichi Omar
Mustafa Yahya M. Z.
Reuter Paul J.
Klarquist & Sparkman, LLP
Lamarre Guy J.
LandOfFree
Synchronization point across different memory BIST controllers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronization point across different memory BIST controllers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization point across different memory BIST controllers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3616244