Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-03-28
2006-03-28
Luu, Chuong Anh (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S299000, C438S585000, C438S593000
Reexamination Certificate
active
07018881
ABSTRACT:
The present invention provides a single-electron transistor device (100). The device (100) comprises a source (105) and drain (110) located over a substrate (115) and a quantum island (120) situated between the source and drain (105, 110), to form tunnel junctions (125, 130) between the source and drain (105, 110). The device (100) further includes a movable electrode (135) located adjacent the quantum island (120) and a displaceable dielectric (140) located between the moveable electrode (135) and the quantum island (120). The present invention also includes a method of fabricating a single-electron device (200), and a transistor circuit (300) that include a single-electron device (310).
REFERENCES:
patent: 5640022 (1997-06-01), Inai
patent: 5972744 (1999-10-01), Morimoto et al.
patent: 6198113 (2001-03-01), Grupp
patent: 6344659 (2002-02-01), Ivanov et al.
patent: 6753546 (2004-06-01), Tzalenchuk et al.
patent: 6919579 (2005-07-01), Amin et al.
R.H. Klunder, “Circuit Design With Metallic Single-Electron Tunnel Junctions”; PhD Thesis TU Del., ISBN 90-9016412-X, 2002.
H. Inokawa, A. Fujiwara and Y. Takahashi, “A Multiple-Valued Logic With Merged Single-Electron and MOS Transistors”; Technical Digest of the IEDM, 2001, pp. 147-150.
K. Uchida, T. Tanamoto, R. Obba, S. Yasuda and S. Fujita; “Single-Electron Random Number Generator (RNG) for Highly Secure Ubiquitous Computing Applications”; Technical Digest of the IEDM, 2002, pp. 177-180.
S. Mahapatra, A. Ionescu, K. Banerjee and M. Declercq; “Modelling and Analysis of Power Dissipation in Single Electron Logic”; Technical Digest of the IEDM, 2002, pp. 323-326.
W. Wang and W. Porod, “Single Electron Transistor Analytic I-V Model for Spice Simulations”; Superlattices and Microstructures, vol. 28, No. 5/6, 2000, pp. 345-349.
C. Wasshuber, “Computational Single-Electronics”; Springer Verlag., ISBN 321183558x, 2001.
Simon, A Single Electron Device and Circuit Simulator, http://www.lybrary.com/simon/.
Christoph Wasshuber, “Recent Advances and Future Prospects in Single-Electronics”; To be Presented as Design Automation Conferences, Anaheim, CA, Jun. 4, 2003.
Brady III Wade James
Luu Chuong Anh
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Tung Yingsheng
LandOfFree
Suspended gate single-electron device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Suspended gate single-electron device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Suspended gate single-electron device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3570406