Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1999-11-19
2002-01-01
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S624000, C438S683000, C438S685000, C438S687000, C257S758000
Reexamination Certificate
active
06335273
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the field of semiconductor chip processing, and more particularly, to the processing for an interlayer dielectric.
2. Description of the Related Art
Fluorinated SiO
2
(typically PECVD or HDP) can be used to lower the dielectric constant of SiO
2
from, for example, 4.0 to 3.6-3.8. The lowering of the dielectric constant is advantageous for a number of reasons, including to reduce the capacitance of the semiconductor device and thereby increase its performance.
However, fluorine in SiO
2
will react with PVD barrier metals (Ti, TiN, Ta, TaN, Al, Cu, etc.) which are subsequently deposited on the surface of the fluorinated SiO
2
. This reaction between fluorine and the barrier metals will cause delamination on flat SiOF surfaces, as well as inside via holes.
SUMMARY OF THE INVENTION
Briefly, the present invention comprises, in one aspect, a method for using low dielectric SiOF in a process to manufacture semiconductor products, comprising the steps of obtaining a layer of SiOF; and depleting the fluorine from a surface of the SiOF layer.
In a further aspect of this inventive method, the depleting step comprises the step of treating the surface of the layer of SiOF with a plasma containing hydrogen to yield a treated surface.
In a yet further aspect of the present invention, the method comprises the step of passivating the treated surface.
In a further aspect of the present invention, the passivating step comprises the step of applying substantially pure nitrogen plasma to the treated surface.
In a yet further aspect of the present invention, the nitrogen plasma is applied at a lower plasma bias power and a higher pressure than the hydrogen-containing plasma used in the treating step.
In a further aspect of the present invention, the treating step is carried out in a CVD deposition chamber.
In a yet further aspect of the present invention, the depleting step forms a depletion layer that is greater Man or equal to 30 Angstroms in thickness.
In a further aspect of the present invention, the passivating step comprises the step of forming a passivation layer that is less than or equal to 25 Angstroms in thickness.
In a further embodiment of the present invention, a method is provided for using low dielectric SiOF in a process to manufacture semiconductor integrated circuit chips, comprising the steps of: obtaining a layer of SiOF; treating in a CVD-TiN deposition chamber a surface of the layer of SiOF with a plasma containing hydrogen to deplete fluorine from the surface; passivating the treated surface with substantially pure N
2
plasma; and depositing a layer of TiN.
In a yet further embodiment of the present invention, a semiconductor chip is provided comprising: an integrated circuit with at least a first and second layers, and with a dielectric layer of SiOF disposed between said two layers, wherein the SiOF dielectric layer includes a first region at one edge thereof which is depleted of fluorine to a predetermined depth.
In a further aspect of this inventive embodiment, the predetermined depth of the first region is greater than or equal to 30 Angstroms.
In yet a further aspect of the present invention, the depth of the second region is less than or equal to 25 Angstroms.
REFERENCES:
patent: 5492736 (1996-02-01), Laxman et al.
patent: 5703404 (1997-12-01), Matsuura
patent: 5753564 (1998-05-01), Fukada
patent: 5753975 (1998-05-01), Matsuno
patent: 5789315 (1998-08-01), Besser et al.
patent: 5937323 (1999-08-01), Orczyk et al.
patent: 5989623 (1999-11-01), Chen et al.
patent: 6042901 (2000-03-01), Denison et al.
patent: 6051321 (2000-04-01), Lee et al.
patent: 6071573 (2000-06-01), Koemtzopoulos et al.
patent: 09275102 (1997-10-01), None
Chan Simon
Huang Richard J.
Morales Guarionex
Advanced Micro Devices , Inc.
Chaudhuri Olik
Foley & Lardner
Rao Shrinivas H.
LandOfFree
Surface treatment of low-K SiOF to prevent metal interaction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Surface treatment of low-K SiOF to prevent metal interaction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Surface treatment of low-K SiOF to prevent metal interaction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2875060