Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-09-16
2000-08-29
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438592, H01L 21336
Patent
active
061107883
ABSTRACT:
Methods for making surface channel MOS transistors. The methods are practiced by providing a substrate with at least one isolation region, forming a first dielectric layer over the substrate, forming a first polysilicon layer over the first dielectric layer, removing a portion of the first polysilicon layer to expose a portion of the first dielectric layer, forming at least one diffusion region in the substrate underlying the exposed portion of the first dielectric layer, removing the exposed portion of the first dielectric layer, forming a second dielectric layer over the first polysilicon layer and the at least one diffusion region, forming a second polysilicon layer over the second dielectric layer, removing the portion of the second dielectric layer and second polysilicon layer overlying the first polysilicon layer, depositing a conductive layer over the first and second polysilicon layers, depositing a third dielectric layer over the conductive layers and removing a portion of the third dielectric layer, conductive layer, first and second polysilicon layers, and first and second dielectric layers. The conductive layer may be tungsten silicide. These methods provide surface channel MOS transistors using fewer masking steps; flat polysilicon typography which allows fabrication of smaller device features; and tungsten silicide strapped gates scalable to less than 0.25 micrometers with a low resist level.
REFERENCES:
patent: 5567647 (1996-10-01), Takahashi
patent: 5585302 (1996-12-01), Li
patent: 5605854 (1997-02-01), Yoo
patent: 5627393 (1997-05-01), Hsu
patent: 5633522 (1997-05-01), Dorleans et al.
patent: 5658811 (1997-08-01), Kimura et al.
patent: 5668394 (1997-09-01), Lur et al.
patent: 5716863 (1998-02-01), Arai
Wolf et al., Silicon Processing for the VLSI Era, vol. III, pp. 291-303.
Trivedi Jigish
Violette Michael P.
Britt Trask
Hack Jonathan
Micro)n Technology, Inc.
Niebling John F.
LandOfFree
Surface channel MOS transistors, methods for making the same, an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Surface channel MOS transistors, methods for making the same, an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Surface channel MOS transistors, methods for making the same, an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1249200