Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-03-21
2006-03-21
Abraham, Fetsum (Department: 2826)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S313000, C438S340000
Reexamination Certificate
active
07015085
ABSTRACT:
The invention relates to a process of forming a compact bipolar junction transistor (BJT) that includes forming a self-aligned collector tap adjacent the emitter stack and an isolation structure. A base layer is formed from epitaxial silicon that is disposed in the substrate.
REFERENCES:
patent: 4957875 (1990-09-01), Akbar et al.
patent: 5064772 (1991-11-01), Jambotkar
patent: 6232638 (2001-05-01), Suzuki
patent: 6365479 (2002-04-01), U'Ren
patent: 6476452 (2002-11-01), Suzuki
patent: 6703685 (2004-03-01), Ahmed et al.
patent: 0 354 153 (1990-02-01), None
patent: 0 468 271 (1992-01-01), None
patent: 0 476 380 (1992-03-01), None
patent: 0 779 663 (1997-06-01), None
patent: 61085864 (1986-01-01), None
W. Liu, et al., “Novel Doubly Self-Aligned AIGaAs/GaAs HBT,” Abstract, Electronic Letters, IEE Stevenage, GB, vol. 26, No. 17 Aug. 16, 1990 2 pages.
PCT Search Report dated Sep. 12, 2003, 7 pages.
Ahmed Shahriar
Bohr Mark
Chambers Stephen
Green Richard
Abraham Fetsum
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
LandOfFree
Super self-aligned collector device for mono-and hetero... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Super self-aligned collector device for mono-and hetero..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Super self-aligned collector device for mono-and hetero... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3587164