Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2003-01-14
2004-11-02
Fahmy, Wael (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S612000, C438S614000, C438S127000, C257S737000, C257S738000
Reexamination Certificate
active
06812125
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to substrates suitable for use in the packaging of integrated circuits. More particularly, the invention relates to the formation of simple plastic substrates.
There are a wide variety of integrated circuit packaging approaches that are popular today. One such approach contemplates providing a suitable substrate and mounting an array of integrated circuits on the substrate. The bond pads on the integrated circuits are then electrically connected to landings on the top surface of the substrate using conventional techniques such as wire bonding. The bottom surface of the substrates typically have contacts that can be electrically connected to external devices or landings which serve as attach pads for solder balls or the like that act as the external contacts.
Although the existing substrate based packaging works quite well, in some circumstances the substrate itself is one of the most expensive features of the package. Thus, there are continuing efforts to lower the costs of the substrate.
SUMMARY OF THE INVENTION
A plastic or resin based substrate panel for use in semiconductor package is described. The substrate includes a matrix of conductive elements (e.g. conductive studs, balls or the like) which are held in place by a plastic molding material. The conductive elements form conductive vias through the substrate and have exposed top and bottom surfaces which serve as contacts or landing that may be used to electrically couple electrical devices to the substrate. The conductive elements may be formed from a wide variety of materials, as for example, plated copper.
The substrate panel typically defines a plurality of device areas, which are each arranged to have an associated integrated circuit mounted thereon. A matrix of integrated circuits may be mounted onto the substrate panel and electrically connected to associated contacts within their respective device areas using conventional techniques such as wire bonding. In many embodiments, a plastic encapsulating material is molded over a top surface of the substrate panel to encapsulate the integrated circuits and bonding wires.
In a method aspect of the invention, a multiplicity of conductive elements are place on a tape in a predetermined pattern. A plastic or resin based material is molded around the conductive elements on the tape to form a substrate panel in which the conductive elements form vias through the substrate and have exposed top and bottom surfaces. The substrate panel may be populated with integrated circuits which in turn are electrically connected to the substrate, encapsulated and singulated to form a plurality of packaged integrated circuits.
REFERENCES:
patent: 5434452 (1995-07-01), Higgins, III
patent: 5592025 (1997-01-01), Clark et al.
patent: 5637176 (1997-06-01), Gilleo et al.
patent: 5866949 (1999-02-01), Schueller
patent: 5891795 (1999-04-01), Arledge et al.
patent: 5900676 (1999-05-01), Kweon et al.
patent: 6268650 (2001-07-01), Kinsman et al.
patent: 6326555 (2001-12-01), McCormack et al.
patent: 6573458 (2003-06-01), Matsubara et al.
Beyer Weaver & Thomas LLP
Fahmy Wael
National Semiconductor Corporation
Nguyen DiLinh
LandOfFree
Substrate for semiconductor packaging does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Substrate for semiconductor packaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate for semiconductor packaging will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3294200