Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2000-06-30
2002-08-27
Powell, William A. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C134S001200, C216S067000, C438S725000
Reexamination Certificate
active
06440864
ABSTRACT:
BACKGROUND
The present invention relates to cleaning a substrate.
In the manufacture of integrated circuits, active devices are formed on a substrate by alternately depositing and etching layers of dielectric, semiconducting, and conducting materials, such as silicon dioxide, polysilicon, and metal compounds and alloys. These layers are etched to form a pattern of etched features, by providing a resist layer of photoresist and/or oxide hard mask on the substrate and using lithography, for example, to expose and pattern the resist layer. The portions of the layers adjacent to the patterned resist features are etched to form a predefined pattern of gates, vias, contact holes, trenches, and/or metal interconnect lines. Etching is typically performed using a capacitively or inductively coupled plasma of halogen-containing gases, as for example described in
Silicon Processing for the VLSI Era,
Vol. 1, Chapter 16, by Wolf and Tauber, Lattice Press, 1986, which is incorporated herein by reference in its entirety.
After the etching process, etchant residue and remnant resist material that remain on the substrate are removed prior to processing of the next layer on the substrate. The etchant residues formed during the etching processes are typically complex compositions that condense from the vaporized plasma environment onto the freshly etched features and other surfaces of the substrate. The composition of the etchant residue depends upon the composition of the etching gas, the vaporized species of the layer that is being etched, and the composition of the organic resist or hard mask layer that is sputtered or etched away by energetic plasma ions. Vias are plugs of conducting material that electrically connect to a metal interconnect line underlying the dielectric layer. Vias are formed by etching a hole or void into the dielectric layer, and subsequently filling the hole with a conducting material.
One method of cleaning or removing the residue material is a dry cleaning method in which a plasma of a gas, such as oxygen is used to burn off the residue material remaining on the substrate. However, conventional dry clean methods often (i) do not remove sufficient amounts of residue from the substrate, (ii) require extended processing times that decrease process throughput, and/or (iii) can etch into underlying layers on the substrate. Thus, the etchant residue is typically removed by a wet cleaning process in which the substrate is scrubbed in a heated solvent (for example EKC 265, commercially available from Shipley, Co., Newton, Mass.) to dissolve accumulated etchant residue. However, the wet cleaning process often requires a solvent that is costly and hazardous to the environment. Moreover, transferring the substrate from the etching process chamber to a wet cleaning station may lower yields from the substrate if the substrate is contaminated in the transferring operation. Furthermore, exposure of the freshly etched metal features to the atmosphere during transport of the substrate between the different processing stations can oxidize contact/junction points, providing high electrical contact resistances, which are undesirable.
Thus, there is a need to be able to clean a substrate to, for example, remove remnant resist and etchant residue on a substrate. It is further desirable to clean a substrate without damaging the substrate. It is still further desirable to clean a substrate without compromising process throughput.
SUMMARY
The present invention satisfies these needs. In one aspect of the present invention a substrate cleaning method comprises exposing a substrate to an energized process gas to remove residue and resist material from the substrate, the process gas comprising cleaning gas and an additive gas comprising NH
3
.
In another aspect of the invention, a substrate processing method comprises providing a substrate having a dielectric material, exposing the substrate to an energized process gas comprising etchant gas to etch the dielectric material, exposing a substrate to an energized process gas to remove residue and resist material from the substrate, the process gas comprising cleaning gas and an additive gas comprising NH
3
.
In another aspect of the invention, a method of removing etchant residue or resist material on a substrate comprises exposing the substrate to an energized process gas comprising cleaning gas and NH
3
to remove a majority of the etchant residue or resist material.
In another aspect of the invention, a substrate cleaning method comprises exposing a substrate to an energized process gas to remove residue and resist material from the substrate, the process gas comprising cleaning gas. The method also comprises applying a bias to the substrate.
In another aspect of the invention, a substrate cleaning method comprises providing a substrate in a process chamber, and providing an energized process gas comprising cleaning gas in the process chamber to remove residue from the surfaces in the chamber and to remove residue and resist material from the substrate.
In another aspect of the invention, a substrate cleaning method comprises providing a substrate in a process chamber, and providing an energized process gas comprising cleaning gas and a nitrogen-containing gas to remove residue from the substrate and from the surfaces in the chamber, wherein the volumetric flow ratio of nitrogen-containing gas to cleaning gas is less than about 1:1.
In another aspect of the invention, a substrate processing method comprises providing a substrate having a dielectric material in a chamber, providing an energized etchant gas in the chamber to etch the dielectric material, thereby forming etchant residue, and providing an energized process gas to remove etchant residue and resist material from the substrate and to remove etchant residue from surfaces of the chamber, the process gas comprising cleaning gas and an additive gas comprising NH
3
.
REFERENCES:
patent: 4325984 (1982-04-01), Galfo et al.
patent: RE32928 (1989-05-01), Jacob
patent: 4863561 (1989-09-01), Freeman et al.
patent: 4877757 (1989-10-01), York et al.
patent: 4911812 (1990-03-01), Kudo et al.
patent: 4961820 (1990-10-01), Shinagawa et al.
patent: 4983254 (1991-01-01), Fujimura et al.
patent: 5007981 (1991-04-01), Kawasaki et al.
patent: 5024748 (1991-06-01), Fujimura
patent: 5039376 (1991-08-01), Zukotynski et al.
patent: 5102496 (1992-04-01), Savas
patent: 5134089 (1992-07-01), Barden et al.
patent: 5160407 (1992-11-01), Latchford et al.
patent: 5174856 (1992-12-01), Hwang et al.
patent: 5198634 (1993-03-01), Mattson et al.
patent: 5200031 (1993-04-01), Latchford et al.
patent: 5221424 (1993-06-01), Rhoades
patent: 5221425 (1993-06-01), Blanchard et al.
patent: 5228950 (1993-07-01), Webb et al.
patent: 5240555 (1993-08-01), Kilburn
patent: 5262279 (1993-11-01), Tsang et al.
patent: 5280359 (1994-01-01), Mimura et al.
patent: 5298112 (1994-03-01), Hayasaka et al.
patent: 5306671 (1994-04-01), Ogawa et al.
patent: 5328555 (1994-07-01), Gupta
patent: 5356478 (1994-10-01), Chen et al.
patent: 5378311 (1995-01-01), Nagayama et al.
patent: 5382316 (1995-01-01), Hills et al.
patent: 5384009 (1995-01-01), Mak et al.
patent: 5397432 (1995-03-01), Konna et al.
patent: 5399236 (1995-03-01), Ha et al.
patent: 5403436 (1995-04-01), Fujimura et al.
patent: 5413950 (1995-05-01), Chen et al.
patent: 5413954 (1995-05-01), Aydil et al.
patent: 5417826 (1995-05-01), Blalock
patent: 5425843 (1995-06-01), Saul et al.
patent: 5449411 (1995-09-01), Fukuda et al.
patent: 5451293 (1995-09-01), Tabara
patent: 5460999 (1995-10-01), Hong et al.
patent: 5468686 (1995-11-01), Kawamoto
patent: 5478403 (1995-12-01), Shinagawa et al.
patent: 5514247 (1996-05-01), Shan et al.
patent: 5545289 (1996-08-01), Chen et al.
patent: 5560803 (1996-10-01), Yachi
patent: 5578163 (1996-11-01), Yachi
patent: 5620559 (1997-04-01), Kikuchi
patent: 5628871 (1997-05-01), Shinagawa
patent: 5674357 (1997-10-01), Sun et al.
patent: 5681780 (1997-10-01), Mihara et al.
patent: 5693147 (1997-12-01), Ward et al.
patent: 5773201 (1998-06-01), Fujimara e
Auglis Charles Peter
Fong Henry
Hung Raymond
Kropewnicki Thomas J.
Pender Jeremiah T.
Applied Materials Inc.
Bach Joseph
Janah And Associates
Powell William A.
LandOfFree
Substrate cleaning process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Substrate cleaning process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Substrate cleaning process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2938622