Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-10-17
2006-10-17
Baumeister, B. William (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S411000, C257S390000, C257S314000, C257SE21388, C438S003000, C977S934000, C977S935000
Reexamination Certificate
active
07122852
ABSTRACT:
An MTJ (magnetic tunneling junction) MRAM (magnetic random access memory) cell is formed on a conducting lead and magnetic keeper layer that is capped by a sputter-etched Ta layer. The Ta layer has a smooth surface as a result of the sputter-etching and that smooth surface promotes the subsequent formation of a lower electrode (pinning/pinned layer) with smooth, flat layers and a radical oxidized (ROX) Al tunneling barrier layer which is ultra-thin, smooth, and to has a high breakdown voltage. A seed layer of NiCr is formed on the sputter-etched layer of Ta. The resulting device has generally improved performance characteristics in terms of its switching characteristics, GMR ratio and junction resistance.
REFERENCES:
patent: 6114719 (2000-09-01), Dill et al.
patent: 6544801 (2003-04-01), Slaughter et al.
patent: 6703654 (2004-03-01), Horng et al.
patent: 6829161 (2004-12-01), Huai et al.
patent: 6927075 (2005-08-01), Guo
patent: 6960480 (2005-11-01), Horng et al.
patent: 6974708 (2005-12-01), Horng et al.
patent: 2002/0097534 (2002-07-01), Sun et al.
patent: 2005/0213264 (2005-09-01), Gill
S.S. Parkin et al., Exchange-biased Magnetic Tunnel Junctions and Application to Nonvolatile Magnetic Random Access Memory.
(Invited), J. Appl. Phys., vol. 83, No. 8, pp. 5828-5833, Apr. 15, 1999.
S. Tehrani et al., “Progress and Outlook for MRAM Technology,” IEEE Trans. on Magnetics, vol. 35, No. 5, pp. 2814-2819, Sep. 1999.
A. R. Sitaram et al., “A 0.18 μm Logic-based MRAM Technology for High Performance Nonvolatile Memory Applications,” Mar. 2003.
E. Nakashio et al., “Magnetoresistance of Co 100-x Fex/Al-Oxide/Co 100-x Fex Tunnel Junctions,” IEEE Trans. on Magnetics, vol. 36, No. 5, Sep. 2000, pp. 2812-2814.
Co-pending U.S. Patent HT-02-032, “A Novel Oxidation Method to Fabricate Low Restance TMR Read Head,” filed Jan. 30, 2004, U.S. Appl. No. 10/768917 to same assignee.
Co-pending U.S Patent HT-03-025/031, A Novel Buffer (Seed Layer for Making a High Performance Magnetic Tunneling Junction MRAM, filed May 19, 2004, U.S. Appl. No. 10/849,310.
Chen Mao-Min
Hong Liubo
Horng Cheng T.
Tong Ru-Ying
Anya Igwe U.
Applied Spintronics Inc.
Baumeister B. William
Headway Technologies Inc.
LandOfFree
Structure/method to fabricate a high performance magnetic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure/method to fabricate a high performance magnetic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure/method to fabricate a high performance magnetic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3615006