Structure and process for buried diode formation in CMOS

Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – With pn junction isolation

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257481, 257603, 257355, H01L 2900, H01L 29861, H01L 31107

Patent

active

059397675

ABSTRACT:
According to the present invention, an improved method for buried diode formation in CMOS processing is disclosed. Using a hybrid photoresist process, a self-aligning Zener diode is created using a two-step photolithography mask process. Since the process disclosed in the invention uses only the p-well and the n-well masks to create the Zener diode, photolithography alignment problems are reduced and Zener diodes can be create at the sub-micron scale.

REFERENCES:
patent: 4405708 (1983-09-01), van Pelt et al.
patent: 4568631 (1986-02-01), Badami et al.
patent: 4687730 (1987-08-01), Eron
patent: 4707218 (1987-11-01), Giammarco et al.
patent: 4799990 (1989-01-01), Kerbaugh et al.
patent: 5330879 (1994-07-01), Dennison
patent: 5343053 (1994-08-01), Avery
patent: 5500546 (1996-03-01), Marum et al.
J.M. Never and S.H. Voldman, Failure analysis of shallow trench isolated ESD structures, Journal of Electrostatics, vol. 38, pp. 93-112, (1996).
S.H. Voldman, S.S. furkay, and J.R. Slinkman, Three-dimensional transient electrothermal simulation of electrostatic discharge protection circuits, Journal of Electrostatics, vol. 36, pp. 55-80, (1995).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Structure and process for buried diode formation in CMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure and process for buried diode formation in CMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and process for buried diode formation in CMOS will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-317196

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.