Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1994-11-09
1998-07-21
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438666, 438672, H01L 218247
Patent
active
057834717
ABSTRACT:
A structure and method are provided which reduce memory cell size by forming self-formed contacts and self-aligned source lines in the array. In one embodiment of the present invention, a plurality of self-aligned memory cells are formed in an array. Then, a first insulating layer is deposited on the array, and subsequently etched to form spacers on the sidewalls of each memory cell. Conductive plugs are then formed between adjacent spacers. Subsequently, a second insulating layer is deposited over the array. Finally, drain contacts are formed through the second insulating layer a first set of plugs. Other plugs form source lines for the array. Because the present invention provides a self-formed contact, only the second insulating layer is etched to establish contact between a metal bit line and an underlying diffused drain region. Thus, the present invention ensures appropriate isolation for each memory cell while reducing the area required for contact formation. In this manner, the self-formed contact allows for significant size reduction of the contact pitch. Moreover, using other plugs to form the self-aligned source lines of the array further reduces the size of the word line pitch, thereby dramatically reducing the associated cell size and allowing formation of ultra-high density memory arrays. Additionally, other metal self-aligned source significantly reduces source line resistance, thereby eliminating the need for frequent source line contacts, increasing cell efficiency and improving cell performance.
REFERENCES:
patent: 4707457 (1987-11-01), Erb
patent: 5091768 (1992-02-01), Yamazaki
patent: 5233210 (1993-08-01), Komada
patent: 5260232 (1993-11-01), Muroyama et al.
patent: 5340760 (1994-08-01), Komori et al.
Onishi, et al., "Defect-Free Shallow P/N Junction By Point Defect Engineering," IEEE/IRPS, Jan. 1992, pp. 102-106.
IslamRaja, et al., "Development Of Design Rules For Reliable Tungsten Plugs Using Simulations," IEEE/IRPS, Jan. 1992, pp. 8-10.
Hisamune, et al., "A 3.6 .mu.m.sup.2 Memory Cell Structure For 16MB EPROMS" IEEE (IEDM 89-583), Jul. 1989, pp. 25.2.1--25.2.4.
Kodama, et al., "A Symmetrical Side Wall(SSW)-DSA Cell For A 64Mbit Flash Memory," IEEE (IEDM 91-303), Sep. 1991, pp. 11.3.1 to 11.3.4.
Kazerounian, et al., "Alternate Metal Virtual Ground EPROM Array Implemented In A 0.8.mu.m Process For Very High Density Applications," IEEE (IEDM 91-311), Sep. 1991, pp. 11.5.1--11.5.4.
Ohshima, et al., "Process and Device Technologies For 16Mbit EPROMs With Large-Tilt-Angle Implanted P-Pocket Cell," Paper 3.7, HEDM 90 (4 pages).
Kuriyama, et al., "A 5V-Only 0.6.mu.m Flash EEPROM With Row Decoder Scheme in Triple-Well Structure," IEEE Intl. Solid State Circuits Conf., Jun. 1992, pp. 152-153 and p. 270.
Umezawa, et al., "A 5-V-Only Operation 0.6-.mu.m Flash EEPROM with Row Decoder Scheme in Triple-Well Structure," IEEE Jrnl of Sol. State Cir., vol. 27, No. 11, Nov., 1992, pp. 1540-1546.
Jinbo, et al., "A 5-V-Only 16Mb Flash Memory With Sector Erase Mode," IEEE Jrnl of Solid State Cir., vol. 27, No. 11, Nov., 1992, pp. 1547-1553.
Koyama, "A Novel Cell Structure For Giga-bit EPROMs and Flash Memories Using Polysilicon Thin Film Tansistors," 1992 Symposium on VLSI Tech. Dig. of Tech. Papers, IEEE 1992, Apr. 1992, pp. 44-45.
Shimizu, et al., "High Drivablility And High Reliablility MOSFETs With Non-Doped Poly-Si Spacer LDD Structure (SLDD)," 1992 Symposium on VLSI Tech. Dig. of Tech. Papers, IEEE 1992, Apr. 1992, pp. 90-91.
Sakai, et al., "A New Salicide Process(PASET) For Sub-half Micron CMOS," 1992 Symposium on VLSI Tech. Dig. of Tech. Papers, IEEE 1992, Apr. 1992, pp. 66-67.
Fujio Masuoka, "Technology Trend of Flash-EEPROM--Can Flash-EEPROM Overcome DRAM?--," 1992 Symposium on VLSI Tech. Dig. of Tech. Papers, IEEE 1992,Apr. 1992, pp. 6-9.
Yoshikawa, et al., "A 3.3V Operation Nonvolatile Memory Cell Technology," 1992 Symposium on VLSI Tech. Dig. of Tech. Papers, IEEE 1992, Apr. 1992, pp. 40-43.
Jinbo et al., "A 5V-Only 16Mb Flash Memory With Sector-Erase Mode," IEEE Intn'l Solid State Circuits Conf., Paper TB9.4, Jun. 1992, 154-155 and p. 270.
Booth Richard A.
Catalyst Semiconductor, Inc.
Heid David W.
Millers David T.
Niebling John
LandOfFree
Structure and method for improved memory arrays and improved ele does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and method for improved memory arrays and improved ele, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for improved memory arrays and improved ele will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1646484