Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-01-06
1998-07-21
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438266, H01L 218247
Patent
active
057834733
ABSTRACT:
A split gate flash memory manufacturing process comprises the steps of: (a) providing a silicon substrate having a first insulating layer, and forming a first conductive layer on said first insulating layer, and forming a third insulating layer on said first conductive layer; (b) removing part of said third insulating layer and part of said first conductive layer to expose left and right sidewalls of said first conductive layer and part area of said first insulating layer; (c) performing an oxidation process to form a second insulating layer on left and right sidewalls of said first conductive layer and on said part area of said first insulating layer, wherein by a blocking function of the third insulating layer on said second insulating layer an asperity effect on left and right edges of said first conductive layer is reduced; and (d) forming a second conductive layer on said second and third insulating layers to form said split gate flash memory unit.
REFERENCES:
patent: 5330938 (1994-07-01), Camerlenghi
patent: 5457061 (1995-10-01), Hong et al.
patent: 5665620 (1997-09-01), Nguyen et al.
Chaudhari Chandra
Mosel Vitelic Inc.
LandOfFree
Structure and manufacturing process of a split gate flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure and manufacturing process of a split gate flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and manufacturing process of a split gate flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1646499