Structure and manufacturing method of a chip scale package...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S779000, C257S753000, C257S737000, C257SE23020, C257SE23021

Reexamination Certificate

active

07902679

ABSTRACT:
A new method and package is provided for the mounting of semiconductor devices that have been provided with small-pitch Input/Output interconnect bumps. Fine pitch solder bumps, consisting of pillar metal and a solder bump, are applied directly to the I/O pads of the semiconductor device, the device is then flip-chip bonded to a substrate. Dummy bumps may be provided for cases where the I/O pads of the device are arranged such that additional mechanical support for the device is required.

REFERENCES:
patent: 4087314 (1978-05-01), George
patent: 4179802 (1979-12-01), Joshi et al.
patent: 4652336 (1987-03-01), Andrascek et al.
patent: 4685998 (1987-08-01), Quinn et al.
patent: 5046161 (1991-09-01), Takada
patent: 5061985 (1991-10-01), Meguro et al.
patent: 5071518 (1991-12-01), Pan
patent: 5083187 (1992-01-01), Lamson et al.
patent: 5108950 (1992-04-01), Wakabayashi et al.
patent: 5132775 (1992-07-01), Brighton et al.
patent: 5172471 (1992-12-01), Huang
patent: 5226232 (1993-07-01), Boyd
patent: 5244833 (1993-09-01), Gansauge et al.
patent: 5251806 (1993-10-01), Agarwala et al.
patent: 5252781 (1993-10-01), Shirai
patent: 5261155 (1993-11-01), Angulas et al.
patent: 5349495 (1994-09-01), Visel et al.
patent: 5418186 (1995-05-01), Park et al.
patent: 5439162 (1995-08-01), George
patent: 5468984 (1995-11-01), Efland et al.
patent: 5508561 (1996-04-01), Tago et al.
patent: 5523920 (1996-06-01), Machuga
patent: 5532512 (1996-07-01), Fillion et al.
patent: 5541135 (1996-07-01), Pfeifer et al.
patent: 5554940 (1996-09-01), Hubacher
patent: 5565379 (1996-10-01), Baba
patent: 5567655 (1996-10-01), Rostoker et al.
patent: 5600180 (1997-02-01), Kusaka et al.
patent: 5633535 (1997-05-01), Chao et al.
patent: 5643830 (1997-07-01), Rostoker et al.
patent: 5656858 (1997-08-01), Kondo et al.
patent: 5656863 (1997-08-01), Yasunaga et al.
patent: 5659201 (1997-08-01), Wollesen
patent: 5664642 (1997-09-01), Williams
patent: 5665639 (1997-09-01), Seppala et al.
patent: 5691248 (1997-11-01), Cronin et al.
patent: 5731223 (1998-03-01), Padmanabhan
patent: 5741726 (1998-04-01), Barber
patent: 5744843 (1998-04-01), Efland et al.
patent: 5756370 (1998-05-01), Farnworth et al.
patent: 5767010 (1998-06-01), Mis et al.
patent: 5790377 (1998-08-01), Schreiber et al.
patent: 5792594 (1998-08-01), Brown et al.
patent: 5796169 (1998-08-01), Dockerty et al.
patent: 5834844 (1998-11-01), Akagawa et al.
patent: 5834849 (1998-11-01), Lane
patent: 5844782 (1998-12-01), Fukasawa
patent: 5854513 (1998-12-01), Kim
patent: 5870822 (1999-02-01), Drake et al.
patent: 5872399 (1999-02-01), Lee
patent: 5882957 (1999-03-01), Lin
patent: 5883435 (1999-03-01), Geffken et al.
patent: 5892273 (1999-04-01), Iwasaki et al.
patent: 5898222 (1999-04-01), Farooq et al.
patent: 5931371 (1999-08-01), Pao et al.
patent: 5943597 (1999-08-01), Kleffner
patent: 6013571 (2000-01-01), Morrell
patent: 6015505 (2000-01-01), David et al.
patent: 6022792 (2000-02-01), Ishii et al.
patent: 6030512 (2000-02-01), Ihara et al.
patent: 6042953 (2000-03-01), Yamaguchi et al.
patent: 6049122 (2000-04-01), Yoneda
patent: 6051450 (2000-04-01), Ohsawa et al.
patent: 6060683 (2000-05-01), Estrada
patent: 6072236 (2000-06-01), Akram
patent: 6075290 (2000-06-01), Schaefer et al.
patent: 6077726 (2000-06-01), Mistry et al.
patent: 6093964 (2000-07-01), Saitoh
patent: 6103552 (2000-08-01), Lin
patent: 6124634 (2000-09-01), Akram
patent: 6144100 (2000-11-01), Shen
patent: 6160715 (2000-12-01), Degani et al.
patent: 6162652 (2000-12-01), Dass et al.
patent: 6169329 (2001-01-01), Farnworth et al.
patent: 6180265 (2001-01-01), Erickson
patent: 6184143 (2001-02-01), Ohashi et al.
patent: 6187680 (2001-02-01), Costrini et al.
patent: 6191493 (2001-02-01), Yasunaga et al.
patent: 6198169 (2001-03-01), Kobayashi
patent: 6198619 (2001-03-01), Fujioka
patent: 6201305 (2001-03-01), Darveaux
patent: 6229711 (2001-05-01), Yoneda
patent: 6250541 (2001-06-01), Shangguan et al.
patent: 6329605 (2001-12-01), Beroz
patent: 6329721 (2001-12-01), Di Giacomo
patent: 6359328 (2002-03-01), Dubin
patent: 6362087 (2002-03-01), Wang et al.
patent: 6372622 (2002-04-01), Tan
patent: 6380061 (2002-04-01), Kobayashi et al.
patent: 6396155 (2002-05-01), Nukiwa et al.
patent: 6396707 (2002-05-01), Huang
patent: 6429120 (2002-08-01), Ahn et al.
patent: 6429531 (2002-08-01), Mistry
patent: 6441316 (2002-08-01), Kusui
patent: 6448504 (2002-09-01), Taguchi
patent: 6452270 (2002-09-01), Huang
patent: 6467674 (2002-10-01), Mihara
patent: 6472745 (2002-10-01), Iizuka
patent: 6495397 (2002-12-01), Kubota et al.
patent: 6501169 (2002-12-01), Aoki et al.
patent: 6518092 (2003-02-01), Kikuchi
patent: 6552436 (2003-04-01), Burnette
patent: 6573598 (2003-06-01), Ohuchi et al.
patent: 6578754 (2003-06-01), Tung
patent: 6592019 (2003-07-01), Tung
patent: 6600234 (2003-07-01), Kuwabara et al.
patent: 6614091 (2003-09-01), Downey et al.
patent: 6627988 (2003-09-01), Andoh
patent: 6639299 (2003-10-01), Aoki
patent: 6646347 (2003-11-01), Mercado et al.
patent: 6653563 (2003-11-01), Bohr
patent: 6661100 (2003-12-01), Anderson et al.
patent: 6683380 (2004-01-01), Efland et al.
patent: 6707124 (2004-03-01), Wachtler et al.
patent: 6731003 (2004-05-01), Joshi et al.
patent: 6732913 (2004-05-01), Alvarez
patent: 6780748 (2004-08-01), Yamaguchi et al.
patent: 6809020 (2004-10-01), Sakurai et al.
patent: 6815324 (2004-11-01), Huang et al.
patent: 6818545 (2004-11-01), Lee et al.
patent: 6861742 (2005-03-01), Miyamoto et al.
patent: 6864165 (2005-03-01), Pogge et al.
patent: 6917106 (2005-07-01), Datta
patent: 6940169 (2005-09-01), Jin et al.
patent: 6943440 (2005-09-01), Kim et al.
patent: 6963136 (2005-11-01), Shinozaki et al.
patent: 6977435 (2005-12-01), Kim
patent: 6998710 (2006-02-01), Kobayashi et al.
patent: 7008867 (2006-03-01), Lei
patent: 7064435 (2006-06-01), Chung
patent: 7098127 (2006-08-01), Ito
patent: 7135766 (2006-11-01), Costa et al.
patent: 7196001 (2007-03-01), Datta
patent: 7208834 (2007-04-01), Lee et al.
patent: 7239028 (2007-07-01), Anzai
patent: 7246432 (2007-07-01), Tanaka et al.
patent: 7335536 (2008-02-01), Lange et al.
patent: 7355288 (2008-04-01), Lee et al.
patent: 7456089 (2008-11-01), Aiba et al.
patent: 7462942 (2008-12-01), Tan et al.
patent: 7479690 (2009-01-01), Shiraishi
patent: 2001/0008224 (2001-07-01), Woolsey
patent: 2001/0051426 (2001-12-01), Pozder et al.
patent: 2002/0158334 (2002-10-01), Vu et al.
patent: 2003/0218246 (2003-11-01), Abe et al.
patent: 2004/0023450 (2004-02-01), Katagiri et al.
patent: 1005082 (2000-05-01), None
patent: 60217646 (1985-10-01), None
patent: 1061038 (1989-03-01), None
patent: 4278543 (1992-10-01), None
patent: 4318935 (1992-11-01), None
patent: 05-335313 (1993-12-01), None
patent: 06333931 (1994-12-01), None
patent: 1961221 (1995-08-01), None
patent: 1985660 (1995-10-01), None
patent: 8013166 (1996-01-01), None
patent: 2785338 (1998-08-01), None
patent: 10-275811 (1998-10-01), None
patent: 11-163019 (1999-06-01), None
patent: 11354578 (1999-12-01), None
patent: 2000 106362 (2000-04-01), None
patent: 2000192216 (2000-07-01), None
patent: 2000 228420 (2000-08-01), None
patent: 2000 260803 (2000-09-01), None
patent: 2000260803 (2000-09-01), None
patent: 2002016096 (2002-01-01), None
patent: 2004335255 (2004-11-01), None
patent: 2005284490 (2005-10-01), None
patent: 2006128662 (2006-05-01), None
patent: 2006147810 (2006-06-01), None
patent: 3829325 (2006-10-01), None
patent: 3850261 (2006-11-01), None
patent: 3856304 (2006-12-01), None
patent: 417265 (2001-01-01), None
patent: 432653 (2001-05-01), None
patent: 444364 (2001-07-01), None
patent: 445618 (2001-07-01), None
patent: 452950 (2001-09-01), None
patent: WO 0182375 (2001-11-01), None
Mistry, K. et al. “A 45nm Logic Technology with High-k+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging,” IEEE International Electron Devices Meeting (2007) pp. 247-250.
Edelstein, D.C., “Advantages of Copper Interconnects,” Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference (199

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Structure and manufacturing method of a chip scale package... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure and manufacturing method of a chip scale package..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and manufacturing method of a chip scale package... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2651116

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.